

Embedded systems

Hardcore vs Softcore

Microcontrollers



Hardcore vs Softcore

- Softcore
 - Implementation defined by VHDL description
 - Programming of FPGA needed to realize CPU system

	mponent nicose_system is						
	port (-						
	clk_clk	:	in	<pre>std_logic := 'X';</pre>			- clk-
	i2c_avalon_mm_if_scl_export	:	inout	<pre>std_logic := 'X';</pre>			export-
	i2c_avalon_mm_if_sda_export	:	inout	<pre>std_logic := 'X';</pre>			export-
	interrupt_pio_ext_export	:	in	<pre>std_logic_vector(2 downto 0) := (oth</pre>	ers	=> 'X')	- export-
	> led_pio_ext_export	:	out	<pre>std_logic_vector(9 downto 0);</pre>			export-
	reset_reset_n	:	in	<pre>std_logic := 'X';</pre>			reset_n-
	sw_pio_ext_export	:	in	<pre>std_logic_vector(9 downto 0) := (oth</pre>	ers	=> 'X')	export-
);-						
> e	nd component nios2_system; =						
> u	: component nios2_system						
	port map (-						
	clk_clk	=:	CONN	CTED_T0_clk_clk,			clk.clk-
	i2c_avalon_mm_if_scl_export	=:	CONN	CTED_T0_i2c_avalon_mm_if_scl_export,		i2c_ava	lon_mm_if_scl.expor
	i2c_avalon_mm_if_sda_export	=:	CONN	CTED_T0_i2c_avalon_mm_if_sda_export,		i2c_ava	lon_mm_if_sda.expor
	interrupt_pio_ext_export	=;	CONN	CTED_T0_interrupt_pio_ext_export,		inte	rrupt_pio_ext.expor
	> led_pio_ext_export	=:	CONN	CTED_T0_led_pio_ext_export,			led_pio_ext.expor
	reset_reset_n	=2	CONN	CTED_T0_reset_reset_n,			reset.reset
	» sw pio ext export	=;	CONN	CTED TO sw pio ext export			sw pio ext.expor



- Hardcore
 - Implementation defined in silicon
 - CPU system already present in silicon



Example hardcore





Intel Cyclone 5 SoC

Xilinx Zynq7000

Example of hardcore (uC)

ATxmega128B1





Example Softcore CPUs

ARM Cortex-M1 **Alteras NIOS II** Xilinx microBlaze Nios II UART CPU Fabric DTCM ITCM Debug GPIO Switch I NVIC On-Chip Timer Interrupt NVIC Interface ROM Fetal Avalon 3 SDRAM SPI Shift On-Chip SDRAM AHB-PPB RAM Controller Logic Uni Add Contro External Load Nios II Interface Your Design Core Here



A soft core processor is a microprocessor fully described in software, usually in an HDL, which can be synthesized in programmable hardware, such as FPGAs

lab4_qsys_gx_1 : lab4_qsys_gx	
port map (
clk_clk	⇒ clk,
reset_reset_n	=> areset_n,
<pre>pio_led_external_connection_export</pre>	<pre>=> ledr(7 downto 0),</pre>
i2c_wrapper_sda_export	=> sda,
i2c_wrapper_scl_export	⇒ scl,
<pre>pio_interrupt_ext_export</pre>	<pre>=> (alert_rr & pio_int_rr)</pre>
);	

Example softcore



Soft core processor

- Pros:
 - Include the processor core only when needed
 - Include only needed features
 - The number of cores is flexible.
 - Can reuse the design in newer generations of FPGAs in the future. (Mostly vendor limited)
- Cons:
 - May be slower and simpler than hard processor cores.
 - Less area efficient compared to hard cores (Firm IP)