

Instructions for Tele-Training

Prior to the start of the class:

- Download the latest PSoC Designer software at http://www.cypress.com/support/link.cfm?sd=4.
- If you have a PSoC ICE, connect it to your computer.
- Visit <u>http://cypress.webex.com</u>, select a training session under the "Today" or "Upcoming" tab, and follow the instructions to register. After you register you'll receive an email with directions on how to join your session. (NOTE: IT IS BEST TO REGISTER AT LEAST ONE DAY IN ADVANCE.)
- If you have questions or need assistance, please call us toll free at 800.669.0557 (425.787.4400 for local calls or calls outside North America).



Connecting From Last Mile to First Mile."

Module 1: Introduction to PSoC





Module Objectives

Section 1: Introduction to Cypress Semiconductor & PSoC

- Section 2: PSoC Designer[™] IDE Software
 - PSoC In-Circuit Emulator (ICE)
- Section 3: Hands-On System Design with PSoC
 - Defining System Requirements
 - Choosing User Modules
 - Placing User Modules
 - Setting Global and User Module Parameters
 - Defining the Pin-out of Your Design
 - Generating Your Application
 - Reviewing Generated Application Code
 - Simple Debugging

Section 4: Cypress MicroSystems Commitment to Support



- A diversified semiconductor supplier with a strong systems & communications focus.
- 4,000 employees worldwide
- Headquarters in San Jose, California (NYSE: CY)
- 2002 Revenue: \$775M
- Founded in 1982 by CEO T.J. Rodgers
- Cypress is known in the semiconductor industry for its cutting-edge innovation, as well as superior product design, manufacturing, and quality.



Cypress Global Sales





Microcontroller Market



Current Embedded Marketplace

- Each part covers small functionality
- Families tend to cluster; second sourcing leads to overlaps
- Customers believe they need custom micros

Cypress Strategy:

 Provide part numbers that each cover MORE functionality (i.e., cover hundreds of competitive devices)

PERSONAL Q ACCESS Q ENTERPRISE

CORE



Decrease System Costs

Traditional CO Solution

8-bit Micro	\$2.00
Crystal + Caps	\$0.57
Filters	\$0.30
Amps	\$0.20
Speaker Driver	\$0.15
LED Drivers	\$0.05
Circuit Board	\$1.20
Assembly	\$1.60

System BOM = **\$6.07**

Cypress CO Solution

PSoC Micro.	\$2.50
Circuit Board	\$0.90
Assembly	\$1.40



PSoC BOM = **\$4.80**





PSoC = Programmable System-on-Chip

- PSoC is a configurable mixed signal array with an on board controller.
- Create your customized chip.

User Defines:

What Functions AppearWhen They AppearHow They Interconnect





Example of "What Functions Appear"

PSoC can be defined to meet customer requirements with Countless configuration possibilities

Both of these devices are made from the same chip!

Device 1

- One 8-Bit Counter
- One 16-Bit Timer
- One Full-Duplex UART w/Baud Rate Generator
- One SPI Slave (Full Duplex)
- One 4-Input 8-Bit Delta-Sigma A/D
- One 6-Bit D/A
- One 8-Bit D/A
- Two Low-Pass Filters

Device 2

- One 16-Bit Counter
- One 8-Bit PWM
- One Half-Duplex UART
- One SPI Master
- One 12-Bit Incremental A/D
- One Low-Pass Filter
- One 8-Bit D/A
- Two Instrumentation
 Amplifiers

PERSONAL Q ACCESS Q ENTERPRISE



"When Functions Appear" In-Application Reuse of Resources

Dynamic Reconfiguration allows multiple function sets to operate on the **SAME CHIP** at **DIFFERENT TIMES** in the **SAME APPLICATION**

Example:

23 Hours 59 minutes per day

- Accepts Money
- Distributes Beverages

A few seconds each night

- Dynamically reconfigures into a 300 baud Modem
- Transmits coin, beverage and maintenance status to central office

Benefits

- Only cost delta is phone interface
- Increased machine profitability







How They Interconnect

Connecting From Last Mile to First Mile"



- Define connections between pins and function blocks
- Define connections between function blocks
- Define clock paths
- Change connections dynamically too!

ENTERPRISE



Cypress Enhanced Analog (CEA)

- Rail-to-rail inputs
- Low opamp input offset (5 mV)
- Low opamp noise (80 nV/rtHz) and low ground path noise
- 8 selectable analog reference points
- Low power comparator (< 15 uA)
- Differential inputs on opamps
- PGA gain up to 48x
- Three opamp instrumentation amp topology



- Embedded M8C Microprocessor Core
 - Programmable processor speeds
 - Up to 24 MHz (4 MIPs) Operation at 5V
 - Up to 12 MHz Operation at 3.3V
 - Harvard architecture
 - Used in Cypress USB products
- Single-cell (1.2V to start) Operation at up to 24MHz
 - with Built-in Voltage Pump and three passive components
- Internal system supervisor for PSoC
 - Eight-level Low Voltage Detection/Alert
- 2.5% Accurate Oscillator with no ext. components
 - PLL for precise time-base with inexpensive watch crystal
- Flexible Sleep Modes, as low as 3.0µA in Standby



- 16 KBytes Flash Program Memory
- EEPROM Emulation in Flash
- 256 Bytes SRAM
 - User defined stack length
- Built-In Multiply-Accumulate Hardware (MAC)
 - 8 X 8 Multiply, 32-bit Accumulate
 - Answer available immediately on next instruction cycle
- Four Memory Protection Modes
 - Allows factory or field upgrade on individual 64-byte blocks
 - From one block up to the entire Flash memory protectable
 - Robust read/write protection algorithm for added security
- In-System Serial Programmable (ISSP[™])
 - Supports BIST or production test/calibration re-programming
 - Recommended that ISSP interface be designed into PCB

CORE



- Configurable I/O Pins
 - Every pin can source 10mA and sink 25mA
 - Integrated/selectable pull-up and pull-down resistors
 - Selectable as interrupt source on either edge/change in state
 - Analog input with Schmitt trigger disabled
 - Disconnect logical inputs for lower digital feedback noise
 - Reduced noise level at nominal logic threshold
 - Slope controlled strong output
 - Reduced current transients, slower rise times for reduced radiated emissions
 - Open Drain and Open Source outputs (actually open-drain Nchannel and open-drain P-channel)
- 8 Muxable Analog Inputs (except 8-pin device)
- 4 Analog Outputs each w/ 40mA drive
- 4 direct input analog lines (except 8-pin device)



Connecting From Last Mile to First Mile"

Sleep Power Comparison With sleep resources enabled, PSoC is #1

	DSoC	Comp	Comp	Comp	Comp	
	P300	а	b	С	d	
Basic sleep current	3uA	1uA	0.1uA	0.5uA	2uA	
Rank	5	2	1	3	4	
Conditions	POR, WDT, -40-85'C, 3.3V	25'C, 1.8V	Osc, 25'C, 3.0V	All off, -40-85'C, 2.5V	All off, 25'C, 3.3V	
POR	Included	+20uA at 3.3V	+10uA at 3.0V	+45uA at 2.5V	+188uA at 3.3V	
Sleep/Osc	Included	+7uA at 3.3V	+1.5uA at 3.0V	+15uA at 2.5V	+10uA at 3.3V	
WDT	Included	+7uA at 3.3V	Not provided	+1uA at 2.5V	Not provided	
Total	3uA	35uA	12uA	61uA	200uA	
Watts	10uW	63uW	36uW	152uW	660uW	
Rank	1	3	2	4	5	

O ENTERPRISE

CORE



PSoC Blocks





Digital PSoC Blocks

Eight 8-bit Digital PSoC Blocks Available

Two Types:

- Basic (4)
- Communications (4)
- Programmed at the Functional Level
- <u>Not</u> Programmed at the Gate Level





Analog PSoC Blocks

Twelve Analog PSoC Blocks Available

Three Types:

- Continuous Time (4)
- Switch Capacitor C (4)
- Switch Capacitor D (4)









User Modules

ADCs Amplifiers

AMPINV

CMPPRG

NSAME

PGA

Analog Comm

Counters DACs

Digital Comm Filters

Generic Misc Digital

> MUXs PWMs

Random Seq Temperature

Timers

METRO

ENTERPRISE



Specific UM Data Sheets



Digital User Modules

8, 16, 24, 32-bit Timer
8, 16, 24, 32-bit Counter
8, 16-bit PWM
8, 16-bit Dead Band Generator

(2 Phase Underlapped Clock)

Pseudo Random Source (PRS)
Cyclic Redundancy Check (CRC) Generator

I²C Master I²C Slave SPI Master SPI Slave Full Duplex UART IrDA receiver and transmitter



Analog User Modules

A/D Converters

- 8-bit Successive Approximation
- 8-bit Delta Sigma
- 11-bit Delta Sigma
- 12-bit Incremental
- 7-13 bit Variable Incremental
- Dual input 7-13 bit Variable Incremental
- Tri input 7-13 bit Variable Incremental
- D/A Converters
 - 6, 8, and 9-bit
 - 6 and 8 bit multiplying
- Filters
 - 2-pole Low-pass filter
 - 2-pole Band-pass filter
- Amplifiers
 - Programmable Gain Amplifier
 - Instrumentation Amplifier
 - Inverting Amplifier

Programmable Threshold Comparator DTMF Dialer



Software User Modules

I²C Master

EEPROM

LCD – Interface for Hitachi HD44780 controller



Integrated Development Environment



Device Editor



- Application Editor

- C Compiler
- Assembler
- Librarian •
- Debugger 🌋



Device Editor – The End Result

User Clicks "Generate Application" Icon The Software Takes All User Inputs;



Status 🛛 🗙
The application code has been generated successfully.
Select PSoC Designer state to proceed to:
De <u>v</u> ice Editor
Application Editor

- Generates files specifying the configured device
- Sets up the source files for the project application code
- Allows the user to start coding using the Application Editor
- Creates a custom configuration sheet based on your inputs – Your custom "data sheet"





PSoC Designer Device Editor – Selection Mode

Selecting User Modules



🐣 showPD - PSoE Designer	[Device Editor]							
Elle Edit View Project Cont	fig <u>B</u> uild <u>D</u> ebug Pro	gram <u>I</u> ools <u>W</u> indow	Help					
. ⊞ ⊡ ⊛⊒Ø 81	in 🖓 🚱 🖗	BBEI	I 🗳 🐼 🔽	H B 🖉 🖉	21 ++ G	k 5	s 8 K2	
卵卵 豆苓 水降/	第1月11月月本本は「新知久」を11名目名目目(→41日)日の12日(3)							
ADC:	User Modules selecter	d for placement.						
ADCINC12	DELSIG11_1	DELSGIT_1						
DELSIGE	Review Placem	ent Section prior to module	placement.	Analog Blocks Digital Blocks RAM	Total U 12 1 8 1 256 9	red		
DELSIG11		***	er Bystem Bus	ROM	16384 15	0		
PashTemp	DATA CION	Ĵ						
A				ŋ				
SARE	CYPRESS MICROSYSTEMS				1			
	11-Bit Delta-Sigma ADC				DELSIG11	Revision 8		
Amplifiers	11	Resources	Requir	ed			Optional	1 1
Doc		PSoC [™] blocks	1 Dioital	I. 1 Analog				
Elem		Memory	Memory 150FLASH, 9 SRAM					
Generic Uner Modules		Pins None		1 if External Clock is Used				
PRSI		Other Modules	Timer if	Clock Source is 8	xternal		Timer for Particular Sample Rate	
PwMs	The DELSIC	The DELSIG11 Liter Module provider on 11 bit output based on a 2.4 W		d full scale insut serves contened ensur	M AGND			
Secial User Modules	(V							
Timers	Resource Overview Diagram Features Description Specs Parameters APL SampleCode Registers ReleaseNotes							
Done								

- View Lists of User Modules in catalog
- View datasheet for each user module
- Select user modules and include in current project
- View a running total of available and consumed resources



PSoC Designer Device Editor – Combined Place & Pinout View

Placing User Modules





- View Block architecture with combined UM & port views
- Generates routed block to block schematic
- Routed global I/O connection schematic
- Step through potential UM placement options
- Select desired placement
 option for UM
- Select UM and resource interconnections
- Select/configure UM and global device resources
- Define clocking for UMs

PERSONAL ACCESS ENTERPRISE

CORE



PSoC Designer Device Editor – Combined Place & Pinout

Specifying Pinout



- View the pin options for the chosen part
- Make connections from pins into User Modules
- Make connections from User Modules out to pins
- Select UM and resource interconnections
- Set the mode and drive level for GPIO pins



Three View Option Methods in Device Editor, Interconnect view

1. View Toolbar



- 2. View Hotkeys
- 3. Menu

Zoom In	Ctrl+Click
Zoom Out	Shift+Ctrl+Click
Original View	



View Toolbar 🕺 🖑 🔍 🔍 💷

Original View

Clicking on the home button restores original view

🖑 Pan

Left click on Pan button to enable or disable pan

🗨 🔍 Zoom

- Left click on Zoom Button to zoom in/out
- Pull down percentage or type directly into pull down

100% 🔽	133.0000 -
1600%	
800%	
400%	
200%	
150%	
100%	
75%	
50%	\sim
25%	(PERSONAL) ACCESS ENTERPRISE METRO CORE



View Hotkeys

Control + left click

- Holding down control enables zoom in
- Control + shift enables zoom out

Alt + left click

- Holding down alt enables pan
- Alt + shift enables pan up/down or left/right





Menu

Right click on empty space for help menu; choose Zoom In, Zoom Out, Original View

Right click when Pan is enabled to disenable

 Preserve Aspect Ratio 				
🗸 Pan Mode				
Original View				
Print Help	Ctrl+P F1			

Preserve Aspect Ratio

- Show Allowed Connections
- Show Tool Tips

 Print

 Zoom In
 Ctrl+Click

 Zoom Out
 Shift+Ctrl+Click

 Original View
 Find...

 Find...
 Find Again

 Change Background
 Find...

 Help...
 About SVG Viewer...



PSoC Designer Application Editor

For Users to Write Code For Users to Assemble/Compile Code



💃 gettingstarted [CY8C27443] - P5oC Designer	₽ ×
File Edit View Project Confrig Build Debug Program Tools Window Help	
🗰 🗅 😅 🖬 🖉 👃 🍽 😂 🎯 🐴 🗄 🛍 🛷 🔍 🔍 🚥 🔽 🔮 😵 🔛 🔛	
[字字][字字]▲為▲▲與與結為(※)♀♀ ●●□[[字形]]→□[[[字形]]]→□[[[[]]](●)]●	
▲ 田 伝 田 智 祖 petroplanted ▼ ADCs ▼ ADCC12 ▼ 2 色	
Core Church Character and Char	
A source miss	
main.asm	
Bocconfigtbl.asm ; Version: 2.0.0.9, Updated on 2003/06/30 at 15:50:19	
www.fi.l.asm ;; Generated by PSoC Designer ver 4.0 Beta b701 : 03 July, 2003	
→ prints_ints.asm ;; ; ;; DESCRIPTION: DUMIS Hear Module software implementation file	
pwm16_2nt.asm ;; for the 22/24/27/28xx FSoC family of devices	
Ubrary Headers ;;	
CARNed Headers ;; NOTE: User Hodule APIs conform to the fastcall convention for marshalling	
;; This means it is the caller's responsibility to preserve any values	
;; in the X and A registers that are still needed after the API	
;; function returns. Even though these registers may be preserved now,	
;;	
;; Copyright (c) Cypress MicroSystems 2000-2003. All Rights Reserved.	
C Files	
creating project.nk no changes	
dettingstanted _ 0, error(s) 0, varning(s) 07:57:00	_
Ruld (Debug) Program) Find in Files 1) Find in Files 2) Results /	
For Help, press F1 Line 1, Column 1 NUM	

*The C compiler needs to be enabled for use.

- View and edit individual source files
- Set and remove bookmarks (Editing tool)
- Assemble/compile individual files
- Build entire project including assemble/compile* all files in project
- Source line error pointer

CORE



PSoC Designer C Compiler

The CY3202-C compiler is an optional component of the PSoC Designer IDE. Once enabled, it is fully integrated into the IDE and allows PSoC Designer to support C source level debugging.

Features Include:

ANSI C Compiler

Supports Inline Assembly and can Interface with Assembly Modules

Integrated code compressor

Modern Stack-Based Architecture

7 Basic Data Types Including IEEE 32-Bit Floating Point

Assembler and Linker

Math and String Libraries

C Interrupt Service Routines

Librarian



PSoC Designer C Compiler

PERSONAL

ACCESS

ENTERPRISE

METRO

CORE

C Interrupts are Supported

#pragma interrupt_handler <name> *

- reti is used instead of ret to return from the function
- Virtual registers used by the function are automatically saved and restored
- If another function is called from the interrupt handler all virtual registers are saved and restored

Additional Information Available in the C Language Compiler User Guide



Debugger





- Interface to ICE
- View contents of Register and Memory spaces
- Change the contents of the register banks and the RAM
- Run/Halt /Single Step
- Set breakpoints and event points
- Capture trace


PSoC Designer 4.0 Other Features

- Design Rule Checker
 - Global Parameters
 - User Module configuration
- Code Size Reduction
 - Option to link only those API functions that are used
 - C Code Compression by 2% to 10%
- Supports selective build for multiple configurations
- Device floor planner GUI allows selection, placement, and routing of User Modules within a single view
- Debugger Enhancements
 - Single-step mixed C and Assembly
 - View Array Watch Variables



Development Kit

CY3205-DK Development Kit

Kit includes everything to support the 28-pin PDIP package





PSoC ICE Pod Kits



Smallest POD on the market

Versions are available for all device/package types

Sold separately to support various pin-outs

Every part type/package type has a pod/foot

CORE



PSoC ICE Pod Kits

Chip Part #	Pod Kit Part #	Package Type	Feet/Masks	Y- Programmer
CY8C27143-24PI CY8C27243-24PI CY8C27443-24PI CY8C27643-24PI	CY3207-PI	8, 20, 28, 48 PDIP	included	included
CY8C27243-24PVI CY8C27443-24PVI CY8C27643-24PVI	CY3207-PVI	20, 28, 48 SSOP	included	included
CY8C27543-24AI	CY3207-AI	44 TQFP	included	included
CY8C27643-24LFI	CY3207-LFI	48 MLF	included	included
	CY3207-POD		included	



What is a Y-Programmer???

- Programmer board with socket is available for each package type
- Connects to the ICE in place of the Pod





Y-Programmer

Chip Part #	Spares Kit Part #	Description
CY8C27143-24PI	CY3207-012	2 Spare Pod Feet for 8-Pin DIP
CY8C27243-24SI	CY3207-050	10 Spare Pod Feet for 20-Pin SOIC
CY8C27243-24PVI	CY3207-060	10 Spare Pod Feet for 20-Pin SSOP
CY8C27443-24PI	CY3207-032	2 Spare Pod Feet for 28-Pin DIP
CY8C27443-24SI	CY3207-070	10 Spare Pod Feet for 28-Pin SOIC
CY8C27443-24PVI	CY3207-080	10 Spare Pod Feet for 28-Pin SSOP
CY8C27643-24PVI	CY3207-095	5 Spare Pod Feet for 48-Pin SSOP
CY8C27543-24AI	CY3207-105	5 Spare Pod Feet for 44-Pin TQFP
CY8C27643-24LFI	CY3207-122	2 Spare Pod Feet for 44-Pin MLF



ISSP Programmer

PSoC CY3207ISSP In-System Serial Programmer (ISSP™)

Robust programmer for manufacturing environments.

The ISSP programs a single PSoC IC in one of three ways:

- 1) mounted on your PCB
- 2) inserted in the socket included on the ISSP Programmer
- 3) through a test fixture



Third-party programmers are also available.



PSoC Design Flow

- Determine system requirements
- Choose User Modules
- Place User Modules
- Set global and User Module parameters
- Define the pin-out for the device
- Generate the application
- Review generated code
- Demonstrate working configuration





Blink two LEDs at approximately 2Hz, with duty cycle of 40% and 20%

Implementation:

Create An MCU with Two Pulse Width Modulators:

- Select Two PWM User Modules
- Set the PWM parameters
- Initialize the global clocks
- Connect the PWM outputs to the PSoC Pup LEDs



Our Project Implementation





Let's Create Our Project

	× III
Start PSoC Designer	"
Click Start new project	
Select Create New Project	
Type in the name GettingSta	arted

 Set destination directory Desktop/default or select one

Eksyt		a
Start		1
E Start new project		
Copen existing project		
Project name and location:		
C:\Windows\Desktop\	Browse	
ew Project		
Select method:	New project name:	
🔛 Create New Project	GettingStarted	
🛣 Clone Project 🔊 🖍 Create Design-Based Project	New project location:	
	C:\Windows\Desktop\	Browse.
PSoC Designer		\times
Directory C:\WINDOV	VS\Desktop\GettingStarted does not e	xist.
Do you want to create	eit?	

Yes.

×



Cancel

Help

<u>N</u>o.

Next >



Let's Create Our Project

Select the Base Part

- We'll use CY8C27443 28-Pin
- View the drop-down menu and the parts catalog

Create New Project		🕊 Select Base Part							×
Create New Project	ß	Select Base Part Select display layout Flat One level tre Part Number Part Norde5500 Select display layout Cr8C25122 Select Conception Cr8C25203 Cr8C25203 Cr8C25423 Cr8C25423 Cr8C2643 Select Conception Cr8C2543 Select Conception Cr8C2543 Select Conception Cr8C2213 Cr8C22213 Cr8C2200	e (by generation) Analog Blocks 12 12 12 12 12 12 12 12 12 12 3 3 3	Multi-level tree (by Digital Blocks 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	y part family) 10 Pin Count 6 16 24 44 40 6 16 16 16 16 16 16	Package Numbers CV6C25122-24PI (DIP), CV8C26233-24PI (DI- CV8C2643-24PI (DI- CV8C2643-24PI (DI- CV8C2643-24PI (DI- CV8C2213-24PI (DI- CV8C22213-24PI (DI- CV8C22213-24PI (DI-	Package Outline 8-Pin Dual inline 28-Pin Dual inline 28-Pin Dual inline 48-Pin Dual inline 44-TOFP 8-Pin Dual inline 32-Pin MLF	RAM ROM 256 4096 256 1534 256 1534 256 16384 256 2048 256 2048 256 2048	
C C Assembler < Back Finish Cancel Help		□ S Cr6C2400 ● Or8C2423 ● Cr8C2423 ● Cr8C2423 □ S Cr6C2700 ● Or8C2700 ● Cr8C2743 ● Cr8C2743 ● Cr8C2743 ● Cr8C2743 ● Cr8C2763 ● Cr8C2763A	6 6 6 12 12 12 12 12 12 12 12 12	4 4 4 8 8 8 8 8 8 8 8	6 16 24 24 6 16 24 40 44 44	CY8C24123-24PI (DI., CY8C24223-24PI (DI., CY8C2423-24PI (DI., CY8C2423-24PI (DI.P., CY8C27143-24PI (DIP, CY8C2743-24PI (DIP, CY8C2743-24PI (DIP, CY8C27643-24PI (DIP, CY8C27643-24PI (DIP, CY8C27643-24PI (M.,	8-Pin Dual inline 20-Pin Dual inline 28-Pin Dual inline 23-Pin NLB 32-Pin NLB 32-Pin Dual inline 28-Pin Dual inline 44-T10FP 48-Pin Dual inline 48-Pin MLF	256 4096 256 4096 256 4096 256 4096 256 16384 256 15384 256 15384 256 15384 256 15384 256 15384 256 15384 256 15384	Average Averag



Let's Create Our Project

Select Project's Language

- Assembly and C languages available, (C, only if enabled)
- We'll choose Assembly

Create New Project		×
Select Base Part		1
Family:	Part:	
CY8C27000	CY8C27443 (28-Pin Dual inline) View Catalog	
⊢ Gen	erate 'Main' file using:	
	00	
	C Annulla	
	• Assembler	
		_
	< Back Finish Cancel Help	



Select User Modules



Explore the "Select" Mode of Device Editor

- User Module Catalog (tabs on left side of screen)
- Resource Manager (right side of screen)
- User Module Data Sheet Viewer (bottom middle of screen)
- Adding/Deleting User Module Instances
- **Select User Modules for this Project**
- Go to the indicated tab section and double-click
 - PWMs tab, PWM16 : A 16-bit Pulse Width Modulator
 - Repeat the selection and select a second PWM16



Place User Modules

) 🖪 🖾 😹 | 🖬 🏽

Interconnect View

Explore the "Interconnect View" Mode of Device Editor

- Select the "Active" UM block
- Next Allowed Placement icon
- Place User Module icon
- Undo Place User Module icon

Place User Modules for this Project

- How do I know where to place the User Modules?
- How does PSoC Designer help me?





Place User Modules

ACCESS

ENTERPRISE

METRO

CORE

PERSONAL



Try-out the modules individually first

 See how restrictive they are, then return to original location

PSoC Designer will only allow the modules to be placed where the chip can support them

PSoC Designer will not prevent a placement that may create a conflict for resources

• Example: If you have an ADC and temperature sensor, they both use the comparator bus. There is only one comparator bus per column, therefore these two UMs must reside in separate columns in order to be used simultaneously.

Read the UM Data Sheets for details

Use the Cypress MicroSystems Online Resources

www.cypressmicro.com/support



Place User Modules



Place the two selected User Modules.

PWM16_1 – Digital Blocks DBB00/DBB01 PWM16_2 – Digital Blocks DBB10/DBB11



Recommend placing the PWM's in the Basic Digital Blocks to Save the Digital Communication Blocks



Configure Global Resources

CPU Clock: 12MHz 32K Select: Internal Not using an external crystal **PLL MODE: Disable** PLL can only be enabled when 32K Select is External (crystal) Sleep Timer: 512 Hz. (Default) VC1 = SysClk/N: Set to 16 This divides 24MHz by 16 = 1.5MHz VC2 = VC1/N: Set to 16 This divides the 24V1 by 16 (1.5MHz/16=94kHz) VC3 Source: SysClk/1

VC3 Divider: 1

Global Resources		
CPU_Clock	12_MHz (SysClk/2)	
32K_Select	Internal	40.0415.00
PLL_Mode	Disable	12_MHz (S
Sleep_Timer	512_Hz	
VC1= SysClk/N	16	
VC2=VC1/N	16	
VC3 Source	SysClk/1	
VC3 Divider	1	
Analog Power	SC On/Ref Low	
Rof Mun	0/dd/2), / RandGan	T

PERSONAL ACCESS ENTERPRISE METRO CORE



Configure Global Resources

Analog Power: SC On/Ref Low

 This is required to power up any of the analog blocks, depending on the number of analog functions. A Ref Med or Ref High may be required (and will increase power consumption)

Ref Mux: (V_{dd}/2) ±Bandgap (default)

AGndBypass: Disabled

Op-Amp Bias: Low (default)

- This is not recommended as anything but low
- A_Buff_Power: Low (default)
 - This selects the power level of the analog output buffer
 - There is a tradeoff between drive output power and power consumption.

Low is adequate for most projects

SwitchModePump: OFF



Configure Global Resources

Trip Voltage [LVD (SMP)]: 4.64V (5.0V) Supply Voltage: 5.0V SysClk Source: Internal 24_MHz SysClk*2 Disable: Enable



Configure User Modules

PWM16_1: We want to generate a 1/5 duty cycle



User module parameters can be configured in two ways: through the GUI or through the User Module Parameters window. In this class we will use the User Module Parameters window in the left bottom corner.

- Set Clock to VC2 (94kHz)
- Set Enable High to keep the PWM always running
- Set CompareOut to Row_0_Output_0
- Set TerminalCountOut to None
- Set Period to 65535 (1.4Hz)
- Set PulseWidth to 13107
- Compare Type Less Then Or Equal
- Interrupt Type Terminal Count
- ClockSync to Sync to SysClk
- InvertEnable set to Normal

PWM16_1	•
User Module Parameters	<u> </u>
Clock	VC2
Enable	High
CompareOut	Row_0_Output_0
TerminalCountOut	None
Period	65535
PulseWidth	13107



Configure User Modules

PWM16_2: We want to generate a 2/5 duty cycle

- Set Clock to VC2 (94kHz)
- Set Enable High to keep the PWM always running
- Set CompareOut to Row_1_Output_1
- Set TerminaCountOut to None
- Set Period to 65535 (1.4Hz)
- Set PulseWidth to 26214
- Compare Type Less Then Or Equal
- Interrupt Type Terminal Count
- ClockSync to Sync to SysClk
- InvertEnable set to Normal

PWM16_2		•
User Module Parameters		
Clock	VC2	
Enable	High	
CompareOut	Row_1_Output_1	
TerminalCountOut	None	
Period	65535	
PulseWidth	26214	-



Interconnect Blocks to Resources

What interconnection possibilities are there?

- Data Inputs
- Data Outputs
- Clocks
- Block-to-block



When you specify a PSoC block connection to a pin you are making a physical connection to the hardware of the PSoC device.



Define the Pin-out



What pins need to be defined?

- UM Inputs
- UM Outputs
- General Purpose IO

What happens as pins are defined?

Pin-out our project

• LEDs





Interconnect Blocks to Resources

Route PWM16_1 to pin:

- Connect PWM16_1 output to Row_0_Output_0
- Connect Row_0_Output_0 to GlobalOutEven_0





Interconnect Blocks to Resources

Route PWM16_1 output to pin

Port 2 is connected to the LEDs on the Pup board





Interconnect Blocks Resources

Route PWM16_2 output to pin









Interconnect Blocks Resources

Route PWM16_2 output to pin





Interconnect Blocks to Resources

Pin layout:





Configuration Complete!

Save project – Go to File tab Now what? Where are we?



Time to "Generate Application"

- All settings used by PSoC Designer to create the boot-up code to configure the registers at reset
- ISRs are created (but not updated)
- APIs are created or updated
- Device Data Sheet generated

You must Generate Application whenever changes are made to the configuration

enerate Application	
x	ī ‼++ & a → +≣ ī
ADCs 💌 AD	DCINC12 🔽 🛃 🖹
lected User Modules 🛛 📴 g	ettingstarted1
ww ww	
WM1 Status	×
The source code has I	been generated successfully
Select PSoC De	esigner state to proceed to:
	Device Editor
	Application Editor
X	Debugger
	8



Time to Create Application Code

PERSONAL

PSoC Designer generates application code based on the configurations you just defined in the Device Editor.

Project File Tree, located to the left of the application window, contains:

- all interrupt routines
- header files
- include files
- configuration tables

All API's and ISR's can be modified by the user.







Create Application Code

Open the PWM16_1.asm file Select the PWM16_1_Start line routine and copy and paste it into the main.asm file Open the PWM16_2.asm file Select the PWM16_2_Start line routine and copy and paste it into the main.asm file

export _main

_main:

; Insert your main assembly code here.

call PWM16_1_Start

call PWM16_2_Start

ret



Create Application Code

🗯 gettingstarted [CY8C27443] - PSoC Designer _ 8 × File Edit View Project Config Build Debug Program Tools Window Help 🔠 🗅 🚅 🖬 🕼 👗 🞒 😰 🎒 🍞 🐴 🚍 🖳 👘 🌒 🍳 100% ? N? 🖪 🖾 💥 🗔 🔳 -毎 毎 目 智 🔺 🌾 🔙 🏕 🛤 骗 🏡 🗶 의 으 ++ 🕀 | 🛼 🖀 🖬 🔍 🌐 👘 🌆 gettingstarted ADCs ADCINC12 🔻 🛃 🗎 = <u>-</u> - -🖾 pwm16 2.asm - 🗆 × 🖃 侈 gettingstarted files 🗄 🔄 Source Files boot.asm ;; FILENAME: PWM16 2.asm 🛥 main.asm 2.2 Version: 2.0.0.9, Updated on 2003/06/30 at 15:50:19 🗎 Headers ;; Generated by PSoC Designer ver 4.0 Beta b701 ; 03 July, 2003 🗄 🔄 Library Source psocconfig.asm ;; DESCRIPTION: PWM16 User Module software implementation file psocconfigtbl.asm for the 22/24/27/28xxx PSoC family of devices 2.2 pwm16 1.asm <u>- 🗆 ×</u> 📕 pwm16 lint.asm pwm16_1.asr 🚽 pwm16_2.asm pwm16_2int.asm 🗄 📄 Library Headers ;; FILENAME: PWM16 1.asm 🗄 📄 External Headers ;; Version: 2.0.0.9, Updated on 2003/06/30 at 15:50:19 ;; Generated by PSoC Designer ver 4.0 Beta b701 : 03 July, 2003 ;; DESCRIPTION: PWM16 User Module software implementation file for the 22/24/27/28xxx PSoC family of devices 22 - 🗆 🗵 ; Assembly main line include "m8c.inc" ;include "PSoCAPI.inc" ;This is a generated file that contains the include ; files for the User Modules in this project. After 💾 Files ; Config>>Generate Application has been run, this line Starting MAKE. 1 creating project.mk -- no changes gettingstarted - 0 error(s) 0 warning(s) 09:07:57 ✓ ▶ \ Build \ Debug \ Program \ Find in Files 1 \ Find in Files 2 \ Results \ Line 1, Column 1 For Help, press F1 NUM SCRL

CORE



Build Project



Assembles code, links, and locates Can individually assemble files as well Explore Application Editor Features

- Project file management (view/add/delete files)
- Finding compilation errors



Execute Project Within Debugger



Switch to the Debugger – What's Different?

- Looks like Application Editor, but files are read-only
- Connect to the ICE 🛛 🖛

Download the project to ICE



Execute Project Within Debugger



Select the green arrow – Go button The two LED's should flash at rotating rates

Let's set a breakpoint on the first line of code in the main.asm routine


Execute Project Within Debugger





Execute Project Within Debugger



Select the green arrow – Go button

- The program will stop at the first call to Start the PWM
- Use the Step function (Second blue arrow) to step through the assembly code.

Observe the LED's



Module Objectives

Section 1: Introduce PSoC

Section 2: PSoC Designer IDE Software

PSoC In-Circuit Emulator (ICE)

Section 3: Hands on Designing a System with PSoC

- Determine system requirements
- Choose User Modules
- Place User Modules
- Set Global and User Module Parameters
- Define the Pin-out for the device
- Generate the application files
- Review generated application code
- Demonstrate Simple Debugging

Section 4: Cypress Microsystems Commitment to Support



Phone Support

Applications Hotline

 Live CMS applications engineer support when you need it

1-800-669-0557 ext 4814



On-line Support

http://www.cypress.com/support/

YPRESS **Connecting From Last Mile to First Mile.** HOME PRODUCTS DESIGN RESOURCES APPLICATIONS Self help knowledge Aug. 01, 2003 ABOUT US PRESS INVESTORS FROM THE CEO base Support PRODUCT SUPPORT CUSTOMER SERVICE KnowledgeBase™ For non-technical assistance, use the KnowledgeBase™ addresses the most following tools: frequently asked technical questions about our devices. Feedback Form Submit online Take our survev Create a Case If you cannot find the answer you are Contact Us Form If you cannot find the answer you are applications support looking for, Create a Case to be resolved by our ConnectionCenter looking for Support team. with a 4-hour How to Buy Cypress Products Find a Sales Represesentative or buy Design Resources Great tools to help you design-in from one of our accredited distributors Cypress Products. response guarantee



On-line Support

User Forums

See solutions to commonly asked questions

Get answers quickly from other PSoC users.

http://www.cypress.com/forums/





Additional Support Resources

Application Notes Demonstration Designs Cypress Field Application Engineers



Tele-Training

- LIVE Classes Weekly
- Example design project completed during each class
- High quality presentation is available for download
- Taught by factory PSoC experts
- Classes for all levels of experience



Microcontroller Experts Endorse PSoC

- More than 160 design consultants are enrolled in the Cypress MicroSystems program.
- Contact information and short bio on each consultant can be viewed at:

www.cypress.com/support/cypros.cfm





PSoC Roadmap



Production Schedule



PSoC Roadmap

	Flash Size	Ram Size	Pins	Analog Blocks	Digital Blocks	Hardware I ² C	CEA
8C25/26X	16KB	256	8,20,28,48	12	8	Ν	Ν
8C27X	16KB	256	8,20,28,48	12	8	Y	Y
8C24X	4KB	256	8,20,28	6	4	Y	Y
8C22X	2KB	256	8,20	3	4	Y	Y



Product Family

Flexible, Highly Integrated SOC, Cost-competitive Solution

	Flash	RAM			
Marketing Part No.	(Kbytes)	(Bytes)	SMP	Package	Pins
CY8C27143-24PI	16	256	No	DIP	8
CY8C27243-24PVI	16	256	Yes	SSOP	20
CY8C27243-24PVIT	16	256	Yes	SSOP (Tape and Reel)	20
CY8C27443-24PI	16	256	Yes	DIP	28
CY8C27443-24PVI	16	256	Yes	SSOP	28
CY8C27443-24PVIT	16	256	Yes	SSOP (Tape and Reel)	28
CY8C27543-24AI	16	256	Yes	TQFP	44
CY8C27643-24PVI	16	256	Yes	SSOP	48
CY8C27643-24PVIT	16	256	Yes	SSOP (Tape and Reel)	48
CY8C27643-24LFI	16	256	Yes	MLF	48



Congratulations!

Congratulations you have completed a full project using the PSoC[™] Mixed Signal Array with onboard controller.

- A similar example to this project can be found in the Example folder. (Example_PWM_28pin). The example uses 4 PWM16's.
- The next PSoC Teletraining class is Module 2. In this module you will develop a much more challenging MCU. The course will lead you through many more of the PSoC configurable features.
- Module 3 is an advanced class using the PSoC Debugger. Module 4 will then describe in detail the Registers, data sheets, Analog and Digital Blocks, and demonstrate dynamic reconfiguration.

Thank you. Please join us for the other Modules!





Thank you for making PSoC an overwhelming success !

METRO