Návrhové prostredia v MG

Pavol Galajda, KEMT, FEI, TUKE Pavol.Galajda@tuke.sk

IC- postup pri návrhu



Postup pri návrhu prostredníctvom



Postup pri návrhu prostredníctvom Mentor-Graphics



Kompletné riešenie návrhu IO od zadania schémy až po fyzický dizajn a overovanie obvodu



Vytvorenie projektu

📿 Applications 🛛 Places System 🔤 🎧 🚳 🖶	🐘 Tue Sep 30, 7:17 PM 🖓 📾 🌞 🔎 🛚	Ê.
\$\$	ICstudio - Project tukeic	×
<u>File Edit T</u> ools <u>H</u> elp		
Library	Cell	
∯- Calls	No. 10-to dia Basia tana india	n x
E CORELIB_3B	<u>File E</u> dit <u>T</u> ools <u>H</u> elp	
The Caloures 3B 4M		
i loLiBC_ANA_3B_4M	Selected: AMS_DIR	
in the second s	Library Cell	
ian ioliB_3B_4M	AMS_DIR	
	A_CELLS	
	V okne Create New Library	
	zvolímo pázov pačoj knižnico	
Eren SFCLIB_S35D4M5	Priezvisko	
tarren and the second	THEFTOR	
TECH_S35D4		
- Comparator	View	
Culen_NPE		
🛅 delicka		
final_chip		
madia		
minimiter mixer		
mixers chip full		
Note: Opening preject "/here/pole/tukeig prej"		7
Note: Reading preferences from current MGC_HOME		
Note: Reading preferences for this project		
Note: Reading user settings Note: ICstudio startup complete		
د Log		
📷 🛛 🌇 ICstudio - Proiect tukeic		

	Vutuoropio buplar	ω	Create New Vie	w D
	vytvorenie bunky	View Type	e	
		Library Name:	skuska	
		Cell Name:		
		View Type:	<select type="" view=""> 💌</select>	
		Options	<select type="" view=""></select>	
		View Name:	Schematic	
			ୁନ୍ତ DesignConfig	
			⊀ Spice	
			Bt Verilog-AMS	
		<u>Melp</u>	ଘ୍ୟ VHDL ଅ _ଏ VHDL-AMS	<u>Finish</u> <u>Cancel</u>
-22	ICstudio - Project ams_circuits	 n miller 	A Transition	
E	ile <u>E</u> dit <u>T</u> ools <u>H</u> elp			
	😂 🚳 🖁 🗠 🗙 📑 🖓 📢			
S	elected: BP			
	Library		Cell	
				_
	🔁 BP		lew Cell <u>V</u> iew	_
		S	Select <u>A</u> ll Ctrl+A	
	CORELIB_3B	E E	aste Ctrl+V	
	- GATES_3B	RBC VB F	ilter Content	
	⊕. 🔂 IOLIBC_3B_4M			_
	🖶 🔂 IOLIBC_ANA_3B_4M			





Kreslenie schém

🖉 Analizational Diagonal Contant 🎹 🆳 🎯 🔳	📿 🖓 Applications Places System 🌌 🚮 🎨 🖶		🌆 Tue Sep 30, 8:07 PM 🕼 🌺 🔎
O Applications Places System 🔤 🐼 😻 🛅	())	ICstudio - Project tukeic	0 (
<i>m</i>			
File Edit Tools Help			
	Selected: Selected: Selected Julion / Schematic		
	Design Architect-IC v2008.2_14.4 1, 108.2m p20110	06108) - Schematic#1_seminar / pokus1 / Schemat	
Selected: seminar / pokus1 / Schematic	Mo File Edit Add Select Setup Miscellaneous Report M Help HIT-Kit Utili	ties	
Library			
E- CIUBV5_4M	Sel: 0 (W dae)(pokus1 schematic sheet1)()()	(0.9609, 2.1616) H	otkeys: On
	/ pokus1 / Schematic 🕺	N (<u></u> + + ▼ i	Scriemanice V + X
			Library
			Simulation
			Edit
	npo	ll yb	Draw
	— 🔀 – С. Ц. С. М=	25	
		62.5	Check & Save
	🚰	nds:U	By Property
REPADS 3B 4M	🔁		Unselect All
B RFPADS_4M			Edit
SFCLIB_S35D4M5			Move
SPIRALS_4M	T	—L>out · · · · · · · · · · · ·	Delete
TECH_S35D4			Undo
bond	AREA=	12	Flip
Cievky			Rotate
Comparator			Properties
Culen_NPE	n 📶 🏹 gnþr	h_1	Instance
delicka			Wire
final_chip			Bus/Bundle
flipflop			Add Source
nradia	VFF		Name
marunove_cipy			
	Message Area		▼ # ×
	Note: Reading version 26 of sheet \$seminar/default.group/logic.views/pokus1/schematic/sheet Note: austriamicrosystems 'HIT-Kit Utilities' menu added	1	
	Note: HIT-Kit Version 3.70, Copyright (c) austriamicrosystems AG, 1991-2005		T
prevodnik	Downloads - File Brow] [] [mc [palo@KaktusDe] 🧑 [TUK	.E — TUKE - Icewe 🛄 ICstudio - Project tukeic 📷 De	sign Architect-IC v2
	Schematic		
🛅 skuska			
zosilnovac			
Contraction			
i i zosilovac_LNA_MZ			
			lie
<pre>>>close_window(@discard, void, @false); Set active window("session");</pre>			
<pre>\$set_active_window('session");</pre>			
<pre>\$\$close_session(void);</pre>			
& Log X DA-IC			
📷 🗄 📄 [Downloads - File Brow 🛛 🔟 [mc [palo@KaktusE	De 🛛 👸 [TUKE — TUKE - Icewe 🛛 🌇 ICstudio - Project t	tukeic	30

IC library- "ideal" Device Lib 🔿 Applications Places System Tue Sep 30, 10:33 PM **Kit Utilities** File Edit Add Select Setup ous Report View <u>M</u>GC $\mathbb{R}\oplus \mathbb{Q}\oplus \mathbb{Q}$ E Sel: (W|dae) (pokus1|schematic|sheet1)()() (5.4768, 2.4199) Hotkeys: Or a ic library ... / pokus1 / Schematic 🛛 🕅 • ₽ **40** 3 Amulation Edit X Draw O Text C **HIT-Kit Utilities** 1 rpolyb Device Lib Generic Lih ٦, Sources Lib ٢. Macro Lib 믓 bends:0 Verilog Primitive Lib _ 🗆 🛛 🕹 10 Debian_TP-E [Running] - Oracle VM VirtualBox T, File Machine View Input Devices Help di p Tue Feb 16, 4:14 PM 🔿 Applications Places System 🕅 😪 🚳 🚝 (E Design Architect-IC v2008.2_14.4 (2008.2m p201106108) - Schematic#1 seminar / pokus1 / Schematic ۲ł MGC Select Setup Miscellaneous Report View Help HIT-Kit Utilities ÷8 Sel (W|dae) (pokus1|schematic|sheet1) (ideal_resistor|ideal_resistor) () NPN 🗸 🝙 device lib 👻 🖡 ₽: + ... / nokus1 / Schematic 🛛 🕅 <u>ц</u> 20 Back Resistors × ideal (H) 0 austriamicrosystems AG RESISTOR DEVICE roolub 2-pin (H) C Technology: s35d4 (H) 3-pin (H) 4-pin AMS Restsitor Type: rpolyb ~ 2-pin npoly (H) bends:0 2-pin ppoly (H) Instance Name: r_1 **_** 3-pin poly (H) Resistance [Ohm] : 600 5 **Change Resistance** Capacitors r_1 (H) **9** Width [u] : 25 Change Width 2-pin (H) 3-pin (H) T, Length [u] : 62.5 Change Length NMOS P (H) 3-pin sub AREA= 12 NPN232 3-pin source (H) Number of Bends 💠 0 Change Bends N Messade Area (H) 4-pin ¢. Warning: Sheet has not been checked successfully ок Cancel PMOS Reset _qnpn_1 Note: austriamicrosystems 'HIT-Kit Utilities' menu added 3-pin sub (H) Note: HIT-Kit Version 3.70, Copyright (c) austriamicrosystems AG, 1991-2005 3-pin source (H) [Downloads - File Brow... | 👸 [TUKE — TUKE - Icewe... | 🔳 [mc [4-pin (H) NPN 3-pin (H) 3-pin sub (H) 0 🕦 ICstudio - Project tukeic 🛛 📷 Design Architect-IC v2.. 12 S 💿 💷 🤌 🚞 O 🚳 💽 Right Ctrl

IC library- "ideal" Device Lib (Q)







HIT-Kit Utilities- AMS (ALT+F6)









HIT-Kit Utilities- AMS (rpoly2, ...

Dĺžka rezistora ie úmerná jeho odporu, pričom je potrebné podľa rezistivity a dovolenej prúdovej hustoty odporovej vrstvy zvoliť vhodný typ rezistora pre danú hodnotu a prúd tak, aby mal prípustné rozmery.



Väčšinu plochy čipu zaberajú rezistory, ktorých šírka musí rovnako ako šírka vodivých spojov s dostatočnou rezervou **zodpovedať maximálnej prúdovej hustote danej vrstvy** určenej výrobcom.

Niekedy je vhodné rezistor rozdeliť na dva paralelné rezistory dvojnásobného odporu, pretože výrobca neodporúča rozmery rezistorov, kde šírka je väčšia ako dĺžka.



Kreslenie schém- F3= Add Wire

Applications Places System 🔤 🐼 💘 于	ICstudio - Proiect tuke	ic		🌉 Tue Sep 30, 8:07 PM 🌒 🖩 🌪 🔎 🕌
File Edit Tools Help	tudio Trojest tuke			
Selected: seminar / pokust / Schematic				
Design Architect-IC v2008 14.4 (2008.2	m p201106108) - Schematic#1_semi	nar / pokus1 / Schem		
MGC File Add Select Setup Miscellancer Report View Help	HIT-Kit Utilities			
Sel: 0 (W dae)(pokus1 schematic sheet1)()()	-	(0.9609, 2.1616)	Hotkeys: On	
/ pokus1 / Schematic 🐹	2	€ + + ◄	🛛 🚽 schematic e 🔻 🕂 🗙	
	.		Session	
₽	T		Library	
×			Simulation	
🤣			Draw	
C			Text	
🛛 ≽	⊥, ∦=.62.5 · · · · · ·		Check & Save	
	e bends 0		Select	
			By Property	
🚰 la ana ana ana ana ana ana ana a	₩		Unselect All	
	,1 · · · · · · · · · · · · · · · · ·		Move	
			Copy	
T.	out · · · ·		Delete	
			Undo	
14 NPN232	AREA= 12		Flip	
			Rotate	
📕 📕			Add	
1	<u>qnp</u> n-1		Instance	
			Wire	
			Bus/Bundle	
			Add Source	
			Name	
×				
Message Area			▼ # ×	-
Note: Reading version 26 of sheet \$seminar/default.group/logic.views/pokus1/s Note: austriamicrosystems 'HIT-Kit Utilities' menu added	schematic/sheet1			
Note: HIT-Kit Version 3.70, Copyright (c) austriamicrosystems AG, 1991-200	5			

Porty

Port VEE, nájdeme v ponuke Generic Library \rightarrow VEE. Slúži ako odkaz pre ostatné porty VEE, aby bol návrh prehľadnejší.

Z AMS Library pomocou MGC Library spať do IC library. kde je Generic Library.



Porty- Vloženie portov



2. - "Q"



Ľavá lišta



Zdroje V IC Library vyberieme Sources Library $\rightarrow DC(V)$



Zdroje- Vloženie zdrojov

Add Fourier (Multi-tone) Source	
Source Type:	LO1
Voltage Current	
Port Index: 1 Port Resistance: 50	
Port Capacitance: Port Inductance:	IF1
Source Specification Format: MA RI DB PDB PDBM PMA	
Tones Intermodulation Index Power(DBm) Angle(Deg)	
1 1G 1 -30 -90	ve 📕
2	
3	
OK Reset Cancel	
V3 FOURIER	Part relate 02 formete 5201 - angleis schoolsesse part index 1 hanundassis - angleis schoolsesse
	And sheets 25 have indexed and sheets And sheets have indexed and sheets And sheets with indexed and sheets And sheets with indexed and sheets
	00- RG- FDQHamat-
	\perp

	Overenie Check- horná lišta	správnej funkčnosti návrhu Check list: Warnings Errors -> nutné odstrániť
<u>Fi</u> le <u>E</u> dit <u>V</u> i	ew <u>Wi</u> ndow <u>S</u> etup <u>H</u> elp	
🍞 🧭 🖁	2 💾 🝦 (젊은, 이, 이, 이) 🗐 📰 🗒	
🥕 💾 📙) 🗙 🕒 🚉 🗓 🗊 🧮 🚍	
		ession 👻 🛛 🗸

-		3	session 🔹 🕇	
>		4	Open	
à	Check Schematic "zadanie/schematic/sheet1"		Schematic	
-	Check Sheet "zadanie/schematic/sheet1"		Symbol	
5	Check SymbolPins 0 errors 0 warnings (MGC-required)			4
	Check Overlap O errors O warnings		Setup	
/	Check NotDots 0 errors 0 warnings		Display	
1	Check Closedots U errors U warnings		Dranartu Dianlau	
1	Check Dangle		Property Display	1
ξI	Check Userkule 0 errors 0 warnings		Report	
	Check Fullcond Dubles 0 errors 0 wainings		Check Schematic	
7	Nock Special 0 errors 0 warnings (MGC-required)		Check Ochematic	
-	Check Net 0 errors 40 warnings (MGC-required)		Check Symbol	
+	Warning: Named net "vsub" (N\$178) is shorted to Global "VEE" at 1\$68		Print	
	Warning: Named net "vsub" (N\$45) is shorted to Global "VEE" at I\$23		Occuration	
*	Warning: Named net "vsub" (N\$39) is shorted to Global "VEE" at I\$24		Session	1
Ţ	Warning: Named net "vsub" (NS108) is shorted to Global "VEE" at IS49			
,	Warning: Named net "vsub" (NSII) is shorted to Global "VEE" at ISSU			
1	Warning: Nomed net VSub (NSI2) is shorted to Global VEL dt 1522 Narnig: Named net VIII (NSU2) is shorted to Global "ground" at 1510			
2	Warning. Named net For (NS24) is shorted to Global ground at 1900			
*	Warning: Named net "ysub" (NS208) is shorted to Global "WEE" at IS31			
	Warning: Named net "vsub" (N\$190) is shorted to Global "VEE" at 1\$79			
р. П	Warning: Named net "vsub" (N\$174) is shorted to Global "VEE" at 1\$73			
8	Warning: Named net "vsub" (N\$133) is shorted to Global "VEE" at I\$60			
al	Warning: Named net "vsub" (N\$240) is shorted to Global "VEE" at I\$87			
	Warning: Named net "vsub" (NS247) is shorted to Global "VEE" at IS28			
	Warning: Named net "vsub" (NS182) is shorted to Global "VEE" at IS/b			
	Warning: Named net VSub (NSISS) is shorted to Global VEF at 15/7			
	Warning. Named net "vsub" (NSES) is shorted to Global "VEF" at 1509			
	Warning: Named net "ysub" (NS7) is shorted to Global "VEE" at 1835			
	Warning: Named net "vsub" (N\$56) is shorted to Global "VEE" at I\$29			
	Warning: Named net "vsub" (N\$178) is shorted to Global "VEE" at I\$68			
	Warning: Named net "vsub" (N\$45) is shorted to Global "VEE" at I\$23			
	Warning: Named net "vsub" (N\$39) is shorted to Global "VEE" at I\$24			
	Warning: Named net "vsub" (NS108) is shorted to Global "VEE" at IS49			
	Warning: Named net "vsub" (NS1/) is shorted to Global "VEE" at IS50			
	Warnind: Namea net "Asno" (N2121) 18 subited to Global "AFF" at 1222			Ľ

Simulácia- vytvorenie "Viewpoint"



Simulácia- vytvorenie "Viewpoint"



Simulácia- vytvorenie "Viewpoint"

📀 Applications Places System 🏼 🖟 💽 🔚	🏹 Tue Sep 30, 8:08 PM 🕼 🏘 🔎 🔃
Design Architect-IC v2008.2_14.4(2008.2m p201106108) - Schematica	#1 seminar / pokus1 / Schematic
MGC <u>Fi</u> le <u>E</u> dit <u>A</u> dd Selec <u>t S</u> etup Miscellaneous <u>R</u> eport <u>M</u> ew <u>H</u> elp HIT-Kit Utilities	
Sel: 0 (Wildre) (polyist ischematic ischematic) () ()	(-5.6402 -1.4604) Hotkeys: Op
Existing Configurations:	
Designeening	Simulation
🔶 🚺 vpt_s35d4_device_ams 🔰 🚺	Edit
	Draw
	Text
	Check & Save
	Select
	By Property
C New Configuration	Unselect All
	Edit
The second	Move
Save/Close Sheets in Current Design Only	У славна с страна с страна Сору
T · · · · · · · · · · · · · · · · · · ·	tes System M 🖓 🍘 🖷
😼 🛛 Re-initialize Configuration	Design Architect4c v2008.2_14.4 (2008.2m p201105108) + seminar : pokus1 : vpt_s35d4_device_ams
🚊 🖉 Cleanup Configuration References Upon E	Exit vecent: seminarkinfatt grouplege: views(polius1/ept_35564_divide_ame)
	End Sim
🚽 Do Not Show This Dialog Again	Session Lib/TempAnc
· · · · · · · · · · · · · · · · · · ·	a roolyb Parametrs.
	W= 25 L= 62.5
	e bends: 0
	Messurements Model Selector
	Execute Netist
	out = Rivi ELDO
	ASCII Files
	NPN232 AREA= 12 View Waves > Pole-Zero
	Cros Probe View Mesures Constraints
3.3 	DC20000 0-1 UC071RAN UNITION
	Mixed Signal
Message Area	
Note: Reading version 26 of sheet \$seminar/default.group/logic.views/pokus1/schematic/sheet1	vee
V Note: austriamicrosystems 'HIT-Kit Utilities' menu added Minage Am Note: HIT-Kit Version 3.70, Copyright (c) austriamicrosystems AG, 1991-2005	a
🗊 📄 [Downloads - File Brow) 🔄 [mc [palo@KaktusDe] 👩 [TUKE — TUKE - Icewe) 🖏 ICstudio - F 📷 👘	Reading version 26 of shiret Seminar Mathalia graphops: elevational International Health Command the Seminar Mathalia graphops: versioplant / Apt_15564, device_amploarial_versional ar written. Downloads - File Berrow

S	Simulácia- výber modelov
0	Applications Places System 🔟 💮 🚳 🔚
	Design Architect-IC v2008.2_14.4 (2008.2m p201000) ceminar : pokus1 : vpt_s35d4_device_ams
<u>M</u> GC	File Edit Select Select Select Beport Mew Tools Commilio Hell HIT-Kit Utilities Image: A file Image: A file
G¶″ ⇒ac	V simulačnom prostredi
adc tran	musíme nastaviť prvky.
V±	ktorá budú použitá z = ^{rpolyb}
Σ.	KINE DUUU PUUZILE Z $\mu = \frac{25}{25}$
P	knižnice HII-Kit Utilities.
>	
	V horpoi ličto:
	$HII-Kit Utilities \rightarrow Set \qquad \bigcirc out$
138 138	Simulation Models.
	NPN232 AREA=12 Mentor Graphics
E	austriamicrosystems - Model Parameter Selection
EZ	
-	Zvoliť všetky parametre
3.3	Capacitor Parameters: typical worst speed worst power monte carlo
DCOP	VEE Besister Parameters: typical worst speed worst power monte carlo
*	
Mess	age Area Note: Reading version 28 of sheet \$seminar/default.group/logic.views/pokus1/schematic/sheet1 Inductor Parameters: typical low q high q
	Warning: Sheet has not been checked successfully Note: Command file \$seminar/default.group/logic.views/pokus1/vpt_s35d4_device_ams/pokus1_vpt_s35d4_device
	szcom_out (2); Bipolar Parameters: typical high-speed low-speed/lb monte carlo
	ams_simulation_setup_form();
5	Log X IC Station X Simulation

Simulácia 🕨 Setup Analysis 🎆

 $\Sigma\Sigma$

Setup Simulation Analysis

Click on the box to the left of the analysis to Enable or Disable

				Setup AC Analysis	E-1 -4 -	
✓ DCOPS	etup	SST	Set	Start freg.: 10MEG	Sweep:	Points per Decade: 10
DC S	Setup	SST Oscil	Set	Stop freq.: 12G	 Decade Octave Linear 	Points per Octave: 10 Number of points: 10
▼ AC S	etup	MODSST	Set	Use file name: • IC • Nodeset		
Noise S	etup	SSTNoise	Set	Initial conditions (-UIC)		
Transient S	etup	SSTAC	Set	 Pole-Zero Setup: Locate the Poles and Z Output is: Current Through a Vol Voltage Difference Bet Voltage Source: 	Ceros in the circ tage Source ween Two Nod	es
OK	Reset	Cancel	He		Net 2 (a	■ lifference): ■
				Safe Operating Area Ch	neck 🖂 SOA /	Autostop Add Checks
				OK Reset	Cancel	Help

Simulácia -> nastavenie vykreslenia napätí a prúdov



Označíme celú schému obvodu a klikneme na *DCOP/TRAN.*

V obvode sa objavia hodnoty napätí a prúdov.

Monitor M	anager		×
Monitors	SS Params Options		4
\$BP/defau	lt aroun/logic views/zedenie/unt_s35d4	. device ame/zadanie unt e35d	A device
		_device_amarzadame_vpt_sood	
TEMP			
1 2,700000	le+01		
			T
Add all mon	itors Delete all monitors		
$\text{Visible} = \nabla$	Name	Type Source	e
x	GROUND	net dcop	
Â	OUT1	net dcop	
x	LO1	net dcop	
×	N\$145	net dcop	
×	VEE	net dcop	
×	N\$18U	net doop	×
×	N\$212	net dcop	▼
VISIDIE			
Selection -			
Objects:			
 N: //ground 			
N: 70012			
N: /LO1			
N: /N\$145			
N: //VEE			
N: /N\$180			
N: /N\$212			
N: /N\$211			
N: /N\$188			
N: /N\$186			
- bl. (616-1-1-O			

Simulácia -> Zobrazenie výstupov

schematic sim End Sim Setup Session Lib/Temp/Inc Analyses... Parameters... Forces Safe Operating Area Options. Multiple Runs Wave Outputs Measurements Model Selector Execute

Setup Simulation

Edit Eorces.

🗄 🕘 MC Analysis

Edit Waveforms

Corner Analysis

Setup

0

x Object Analysis Task Туре Modifier Harmonics Library - Scenario ~ All Save Only All (W, V, I, S) None None Parameters - Sweeps Na vykreslenie priebehov, je potrebné 1 nastaviť simulačné výstupy na Wave Ē Outputs. Zvolíme Edit Waveforms ₽ ¢ Analysis \rightarrow All, Task \rightarrow Save Only, Type $\rightarrow All (W, V, I, S), \dots$ \square Setup Net Highlight... Probe All Currents Probe All Voltages Analysis: Ð Use Parent's Harmonics Harmonics: • All Task: Data Objects: Save Only LIMPROBE - Type Modifier: All (W, V, I, S) Maximum Probes: Magnitude Magnitude (dB) Top level 10000 Phase Real Imaginary Save Group Delay Þ Differential

Simulácia -> Zobrazenie výstupov



Setup Simulation

Object Zvolíme <i>All, Tas</i> (W, V, a Maxin	Analysis Task Type Modifier Harmonics All Save Only All (W, V, I, S) None None Edit Waveforms Analysis \rightarrow Edit Waveforms Analysis \rightarrow $k \rightarrow Save Only, Type \rightarrow All$ $I, S), Modifier \rightarrow Magnitude$ num Probes \rightarrow 10000.
Contract of the second se	ighlight Probe All Voltages Analysis:
Objects:	All All All All All All All All

Simulácia -> Zobrazenie výstupov







Vľavo dole *View Outputs*, ktorý nám umožňuje vykreslenie jednotlivých priebehov v rôznych jednotkách, alebo diagramoch, ako napríklad v Smithov-om diagrame.

S parameter- ponuka Plot as → db, magnitude, real, smith_chart



Simulácia -> Vykreslenie simulácií



Vytlačenie -> schémy

Hlavna lišta *Print Print Name* \rightarrow *PDF* Veľkosť strany \rightarrow požadovaný formát Necháme Rotation \rightarrow *Best Fit Output Format* \rightarrow *Basic PostScript Color* \rightarrow *Monochrome* (pre lepšiu čitateľnosť)

Schéma sa uloží v domovskom priečinku



Layout- morfológia masiek

Applications Places System		Tue Sep 30 8:10 PM dw 1 4 9	5
IC Station v2008.2 14.3 (2008.2m 0. 01	106058) - IC 0: pokus1 > pokus1 (i)		
MGC File Context Objects Edit Select Connect. Routing Setup Report Other View Cherry T	ranslate Packages Calibre Help HIT-Kit Utilities Show L	,	2
	🐺 与 Width 🛛 📣 M Lay	er: 🔍 Via Style: 🔍 🚺 ×	•
Context: pokus1(GE-E 0) Process: s35d4(-R)	Cursor: 82.750 10.500 Layer: NBUI	3 Sel: 0 Hotkeys: off	-
Dynamic Status:	· · ·	· · · · · · · · · · · · · · · · · · ·	
I ▼ + ×: pokus1 > pokus1 (i) 🛛		Layer Palette V + X	6
Edit		s35d4	
Expert Edit		AS AV AF	
CBC Edit		NBUR 1 Svf PRIDEF 2 Svf	
DLA Device		TRENCH 3	
ECO		NTUB 5 ST	
		DIFF 10	
ICrules Instant DBC		COLL 11 STF	
Short Checker		BNTUB 15 🗱 svf	
ICtrace (D)		BNTUB2 16 Svf POLY1 20 Svf	
ICtrace (M)		NLDD 21 svf	🐘 Tue Sep 30, 7:53 PM 🕼 🌞 🔎 👔
Veridip (DRC)		PLDD 22 SVf NPLUS 23 NSVf	
		PPLUS 24	
Plan & Place		HBT 25 www.svf	
Route		BPOLY 28 svf	Cell
ICBlocks		POLY2 30	
Floorplan		SALEX 32 Svf	\$
		CONT 34 Str	
	5 ag 2 ag	MET1 35 89 svf	
		MET2 37 Start	
		VIA2 38 svf MET3 39 Street	
		PAD 40 Ni svf	
		VIA3 41 Svf MET4 42 SS svf	
		LVTA 46 svf	3
		Path Array	
		v Text v Overflow	,
		✓ Shape ✓ Pin ✓ Instance ✓ Device	
Message Area	1111	→ # ×	
Note: Cell "pokus1" reserved for edit. Note: Setting window grid Note: HIT-Kit Version 3.70, Copyright (c) austriamicrosystems AG, 1991-2005			
📷 🗌 [Downloads - File Brow] 🔳 [mc [palo@KaktusDe] 👩 [TUKE — TUKE - Icewe] 🕻	🕅 ICstudio - Project tukeic 🛛 📷 IC Station		View
	padiayout	the second	ns
	prevodnik		
		[한 Symbol	
	zosilnovac		
	zosilovac_LNA_MZ	_	
	<pre>\$\$close_window(@discard, void, @false); \$pat active window("sector");</pre>		
	<pre>\$set_active_window("session"); \$set_active_window("session"); \$salace_window("session"); \$salace_</pre>		
	++++++++++++++++++++++++++++++++++++++		
	©Log ☆ DA-IC		
	E Constante de Cie Deservición des facto Orielto		



Overenie správnej funkčnosti návrhu

ile į	<u>E</u> dit <u>Vi</u> ew <u>Wi</u> ndow <u>S</u> etup <u>H</u> elp						
▶ ☞ 월 월 ♣ 웛 원, 국, 횃, 잇, ■ ☵ 曲							
B							
	🔹 🔽 adapie - Schematic 🔯 🔐ck#1 zadanie:Report 🔯	-	session 🔻 🖡 🗙				
D		•	Open 📥				
A	Check Schematic _= zadanie/schematic/sheet1=		Schematic				
Check Schematic Zadanie/schematic/sheeti							
Check SymbolPins 0 errors 0 warnings (MGC-required)							
Check Overlap 0 errors 0 warnings							
	Check Notiots		Display				
Gal	Check Dissides 0 errors 0 warnings		Property Display				
	Check UserRule 0 errors 0 warnings		Poport				
4	Check Function Blocks 0 errors 0 warnings		Nepoit				
	Check Instance 0 errors (MGC-required)		Check Schematic				
P.	Check Special 0 errors 0 warnings (MGC-required)		Check Symbol				
₽ +	Warning: Named net "vsub" (NS178) is shorted to Global "WEE" at 1868		Print				
	Warning: Named net "vsub" (N\$45) is shorted to Global "VEE" at I\$23						
*	Warning: Named net "vsub" (N\$39) is shorted to Global "VEE" at I\$24		Session				
म्	Warning: Named net "vsub" (NS108) is shorted to Global "VEE" at IS49						
	Warning: Named het "Vsub" (NSII/) is shorted to Global "VEL" at ISSU Warning: Named het "vsub" (NSII/) is shorted to Global "VEL" at ISSU						
÷.	Warning: Named net "L01" (NS221) is shorted to Global "grund" at IS100		=				
r.	Warning: Named net "vsub" (N\$49) is shorted to Global "VEE" at I\$25						
Ē	Warning: Named net "vsub" (N\$208) is shorted to Global "VEE" at I\$31						
	Warning: Named net "vsub" (NS190) is shorted to Global "VEE" at IS79						
2¥	Warning: Named het "Vsub" (NS1/4) is shorted to Global "VEL" at 15/5						
3	Warning: Named net "ysub" (NSIS4) is shorted to Global "VEE" at IS87						
	Warning: Named net "vsub" (N\$247) is shorted to Global "VEE" at I\$28						
	Warning: Named net "vsub" (N\$182) is shorted to Global "VEE" at I\$76						
	Warning: Named net "vsub" (N\$155) is shorted to Global "VEE" at 1877						
	Warning: Named het "Vsub" (NSI29) is shorted to Global "VEE" at IS59 Narrige: Named het "urub" (NSI29) is shorted to Global "VEE" at IS59						
	Warning: Named net "ysub" (NS70) is shorted to Global "VEE" at IS35						
	Warning: Named net "vsub" (N\$56) is shorted to Global "VEE" at I\$29						
	Warning: Named net "vsub" (N\$178) is shorted to Global "VEE" at I\$68						
	Warning: Named net "vsub" (NS45) is shorted to Global "VEE" at IS23						
	Warning: Nameu net 'vsub' (NSJS) is shorted to Global "VLL" at 1524 Warning: Named het "vsub" (NSIDR) is shorted to Global "VLL" at 1524						
	Warning: Named net "ysub" (NS107) is shorted to Global "VEP at 1850						
	Warning: Named net "vsub" (N\$121) is shorted to Global "VEE" at 1\$52	•	-				

Europractice IC mission

Prototyping

- Multi Project Wafer Runs (MPWs)
- Design Kits
- Prototype testing
- Prototype encapsulations (packaging)
- EDA support

J• Volume ProductionVafer Runs• Low cost after prototype

- Low cost after prototype fabrication service
- Packaging and tests
- ASIC qualification
- Technical support



http://www.europractice-ic.com/volume_production.php

MPW ~ multi-project wafer



MPW ~ prototyping example





Other considerations: SNR (SiGe), Linearity (CMOS), Modelling (SiGe) ...

EU MPW available technologies

austriamicrosystems







CMOS - 0,8μm; 0,35μm; 0,18μm BiCMOS - 0,35μm

CMOS - 0,7µm; 0,5µm; 0,35µm

BiCMOS - 0,25μm; 0,13μm (Ft up to 300GHz)

CMOS - 0,25μm; 0,13μm (... 45nm)

*EUROPRACTICE SUPPORTED processes, selected technologies

Examples of IC prototypes



Examples of IC prototypes

