Realizácia hardvéru a softvéru pre NIOS II softcore procesor a pripojenie vlastnej periférie

Úloha: Vytvorte systém na báze hradlových polí od výrobcu Altera, v ktorom použijete softcore procesor NIOS II. Hardvérové požiadavky sú: ekonomická verzia NIOSII, 32kB RAM, JTAG, výstupný port na LED a čítač ako vlastná periféria kompatibilná s Avalon zbernicou typu "Memory Mapped Slave". Pre danú perifériu vytvorte balík základných funkcií v jazyku C pre jej ovládanie. Vlastná periféria má byť napísaná v jazyku VHDL. Ako východzí hardvér použijte "Altera Cyclone III Starter Board". Celý systém má striedavo rozblikať dve LED.

Postup riešenia:

Vytvorenie nového projektu v prostredí Quartus II.
 1.a File > New Project Wizard ...

New Project Wizard: Introduction	×
The New Project Wizard helps you create a new project and preliminary project settings, including the following:	
 Project name and directory Name of the top-level design entity Project files and libraries Target device family and device EDA tool settings 	
You can change the settings for an existing project and specify additional project-wide settings with the Settings command (Assignments menu). You can use the various pages of the Settings dialog box to add functionality to the project.	
Don't show me this introduction again	
< Back Next > Finish Storno	_

1.b Next >

1.c Dotazník vyplníte nasledovne:

What is the working directory for this project:

D:\ALTERA\EXAMPLES\NIOS_CUSTOM_PER_01 What is the name of the project: NIOS_CUSTOM_PER_01 Top level entity: NIOS_CUSTOM_PER_01

New Project Wizard: Directory, Name, Top-Level Entity [page 1 of 5]	×
What is the working directory for this project?	
D:VALTERAVEXAMPLES/NIOS_CUSTOM_PER_01	
What is the name of this project?	
NIOS_CUSTOM_PER_01	
What is the name of the top-level design entity for this project? This name is case sensitive and mus exactly match the entity name in the design file.	:t
NIOS_CUSTOM_PER_01	
<u>U</u> se Existing Project Settings	
< Back Next > Finish Storm	

1.d Next >

Quartus II 🔀								
1	Directory "D:/ALTERA/EXAMPLES/NIOS_CUSTOM_PER_01" does not exist. Do you want to create it?							

1.e Ano

1.f Zdrojové súbory budú pridané neskôr a tak pokračujeme Next >

File name	Тире	Library D	esian entru/sv	 HDL version	
	1.965				Remove
					Properties
					Цр
					Down
•				F	
Specify the path n	ames of any nor	n-default libraries.	U <u>s</u> er Lib	oraries	
pecily the patient					

1.g Vyberieme FPGA súčiastku: EP3C25F324C6

LI AVIĈA LAMILI				Ch		1.6.4
			_	Show in 'Av	allable device	' list
Eamily: Cyclone II	1		<u> </u>	Pac <u>k</u> age:	FBGA	<u> </u>
Devices: All				Pin <u>c</u> ount:	324	-
Target device				Sp <u>e</u> ed grad	e: 6	•
C Auto device selec	ted by the Fitter			Show a	dvanced devi	ces
• Specific device s	elected in 'Availa	ble devices' l	ist	HardCor	py compatible	only
Vailable devices:		1 ([-	
Name	Core v	LES	User I/	. Memor	Embed F	'LL
EP3C20F324C6	1.2V 1.2V	24624 39600	196	1161216	252 4	
۹]	
Companion device]	
Companion device HardCopy:]	
Companion device	to HardCong dev	íce resource:	2			_

1.i Nevyberáme simuláciu pre ModelSim, nakoľko WebLicencia zrejme nepodporuje tvorbu simulačných súborov a tak kompilácia neprebehne korektne.

	a dyn ta loolo	
Tool name:	<none></none>	•
Format:		7
Run this	tool automatically to synthesize the current design	
Simulation-		
Tool name:	<none></none>	•
Format:		v
🗌 Run gat	- e-level simulation automatically after compilation	
Liming Anal		
Tool name:	<pre></pre>	-
Format:	,	
🗌 Bun this	tool automatically after compilation	

1.j Next >

1.k Finish

New Project Wizard: Summary	[page 5 of 5]	×						
When you click Finish, the projec	st will be created with the following settings:							
Project directory:								
D:/ALTERA/EXAMPLES/NIOS_CUSTOM_PER_01/								
Project name: NIOS_CUSTOM_PER_01								
Top-level design entity:	NIOS_CUSTOM_PER_01							
Number of files added:	0							
Number of user libraries added:	0							
Device assignments:								
Family name:	Cyclone III							
Device:	EP3C25F324C6							
EDA tools:								
Design entry/synthesis:	<none></none>							
Simulation:	<none></none>							
Timing analysis:	<none></none>							
Operating conditions:								
VCCINT voltage:	1.2V							
Junction temperature range:	0-85 °C							
. 2								
	< Back Next> Finish Storno							

1

2. Pridanie zdrojových súborov

2.a Do projektového adresára nahrajte súbory z balíku nios_blink_src.zip: kemt_custom.vhd (VHDL popis periférie čítača) NIOS_CUSTOM_PER_01.vhd (Top Level Entita projektu)

Total Commander 7.50a - NOT REGISTERED										
<u>Files Mark Comman</u>	ids <u>N</u> et Sho	o <u>w</u> C <u>o</u> nfiguration	n <u>S</u> tart							Help
a 🗱 🕴 🖬										
🔲 d 💌 [ibm_data]	1 197 940	k of 40 960 041	3 k free	V	📼 d 💌	(ibm_data)	1 197 940	c of 40 960) 048 k free	X
▼d:\ALTERA\EXAM	APLES/NIOS	5_CUSTOM_PE	R_01*.*	* 🔻	+ € \N10	S_CUSTON	4_PER_01_s	ources\nic	os_blink_src	.zip*.* * 🔻
↑ Name	Ext	Size Dat	e	Attr	Name		+ Ext	Size	Date	Attr
1		<dir> 01.1</dir>	2.2009 09:56	<u>;</u>	\$ []			<dir></dir>	24.11.2009	07:25
		<dir> 01.1</dir>	2.2009 09:56	j	hello_	world	С	318	23.11.2009	16:24 -a
	_PER qpt	1 294 01.1	2.2009 09:56	o -a	KEMI	_COSTUM	С	975	23.11.2009	16:15 -a
NIUS_CUSTUM_	PER., qsr	2 522 01.1	2.2009 09:56) -a	leds	oustom	С К	275	23.11.2009	10:06 -a 16-15 -a
						custom	н Н	118	23.11.2003	16:16 -a
					kemt	custom	vhd	3 167	23.11.2009	16:34 -a
					NIOS	_CUSTOM_	PER., vhd	627	23.11.2009	08:55 -a
 0 k / 3 k in 0 / 2 file	es, 0 / 1 dir([5]			 3 k / 5 k	in 2 / 7 fil	es			
VALTERA/NIOS_CU	JSTOM_PER	_01_sources>								•
F3 View	F4 Ed	it F	5 Сору	F6 M	ove	F7 Newl	Folder	F8 Delete	e 🛛 🗛	lt+F4 Exit

2.b V prostredí Quartus II pridajte súbor NIOS_CUSTOM_PER_01.vhd do projektu: Project > Add/Remove Files in Project ...

Settings - NIOS_CUSTOM_PER_01		×				
Category:						
General	Files					
Files						
Libraries	Select the design files you want to include in the project. Click Add All to add all design files in the	ie				
Device	project directory to the project.					
⊕ Operating Settings and Conditions		-				
⊕ Compilation Process Settings	File name: Add					
EDA Tool Settings		_				
- Design Entry/Synthesis	File name Type Library Design entry/sy HDL vers Add Al	i				
Simulation	NIOS_CUSTOM VHDL File <none></none>					
- I iming Analysis	Hemov	2				
Formal Verification						
Physical Synthesis						
Board-Level	Down					
Timing Analysis Settings	<u>P</u> ropertie	ès 🛛				
TimeQuest Timing Analyzer		_				
Classic Timing Analyzer						
Classic Timing Analyzer Report						
Assembler						
- Design Assistant						
SignalTap II Logic Analyzer						
Logic Analyzer Interface						
- PowerPlay Power Analyzer Settings						
SSN Analyzer						
	OK Cance	8				

2.c OK

- 3. Vytvorenie procesora NIOS II a jeho subsystému:
 - 3.a Tools > SOPC Builder

3.b V dialógovom okne vyplníme názov Top Level Entity pre procesor – NIOS_SUBSYSTEM a preferovaný jazyk – VHDL

😃 Create New System 🔀
System Name: NIOS_SUBSYSTEM
Target HDL: O Verilog
VHDL
OK Cancel

3.c OK

3.d V prostredí SOPC Builder klikneme na v časti naľavo na NIOS II Processor a stlačíme Add

Altera SOPC Builder - NIOS_SUBSY Eile Edit Module System View Id	/STEM.sopc* (D:\ALTERA\EXAMPLES\ bols <u>H</u> elp	NIOS_CUSTOM_PER_01\N	IOS_SUBSYSTEM.sopc)	
System Contents System Generation					
	Target	Clock Settings			
Component Library Nios II Processor	Device Family: Cyclope III	Name	Source	MHz	
⊕-Bridges and Adapters		clk_0	External	50,0	Add
interface Protocols		-	•		Remove
tegacy Components					
Memories and Memory Controllers					
teripherals		Description	01-0		
	Use Co Module Name	Description		C Dase	End
H-Video and Image Processing					
New Edit Add		Addr	ess <u>M</u> ap	Filter: Default	×
	E <u>x</u> it Help	Prev Next	Generate		

3.e Následne bude otvorené okno určené ku konfigurácií NIOS II. Vyberieme ekonomickú verziu procesora (najmenšia, najpomalšia) Nios II/e a stlačíme Finish. Zvyšnú konfiguráciu vykonáme neskôr.

🛄 Nios II Processor - c	:pu_0				2
Nios	II Processor				About Documentation
Parameter Settings					
Core Nios II Cach	es and Memory Interfaces	Advanced Features	MMU and MPU Settings 🔰 1	ITAG Debug Module	Custom Instructions
Core Nios II		<u> </u>			<u> </u>
Select a Nios II core:					
	Nios II/e	○Nios II/s	ONios Ⅱ/f		
Nios II Selector Guide Family: Cyclone III f _{system} : 50,0 MHz cpuid: 0	RISC 32-bit	RISC 32-bit Instruction Cache Branch Prediction Hardware Multiply Hardware Divide	RISC 32-bit Instruction Cache Branch Prediction Hardware Multiply Hardware Divide Barrel Shifter Data Cache Dynamic Branch Predicti	DN	
Performance at 50,0 MH:	z Up to 8 DMIPS	Up to 32 DMIPS	Up to 57 DMIPS		
Logic Usage	600-700 LEs	1200-1400 LEs	1400-1800 LEs		
Memory Usage	Two M9Ks (or equiv.)	Two M9Ks + cache	Three M9Ks + cache		
Reset Vector: Men	edded Multipliers	Hardware Divide Hardware Divide Offset: 0x0 Offset: 0x20			
🗖 include MMU					
Only include the MMU wh Fast TLB Miss Exception	hen using an operating system Vector: Memory:	n that explicitly supports an MM	U Offset: 0x0		
Include MPU					
A Warning: Reset vecto	or and Exception vector cann	ot be set until memory devices a	are connected to the Nios II proc	essor	
				Cancel	< Back Next > Finish

3.f Pridáme pamäť RAM: Memories and Memory Controllers > On-Chip > On-Chip memory (RAM or ROM) a stlašíme add

Altera SOPC Builder - NIOS_SUBSYSTEM.sopc* (I File Edit Module System View Tools Nios II H	D:\ALTERA\EXA ielp	MPLES\NIOS_CUSTOM	_PER_01\NIOS_S	UBSYSTEM.sopc)		
System Contents System Generation						
	_ Target —		Clock Settings			
Nios II Processor	Device Family:	Cyclone III 💌	Name	Source	MHz	Add
⊞ Bridges and Adapters	<u> </u>		clk_0	External	50,0	Romovo
teracy Components						Kemove
- Memories and Memory Controllers						
⊞DMA		L Maskula Nama		Description	Clash	- Dave
l±rrFlash ⊟⊡Op_Chin	Use Conne	Module Name	Nine II Dreese	Description	CIOCK	Dase
Avalon-ST Dual Clock FIFO		≺ instruction master	Avalon Memo	sur rv Mapped Master	clk 0	
- • Avalon-ST Multi-Channel Shared N		≺ data_master	Avalon Memo	ry Mapped Master	-	IRÇ
Avalon-ST Round Robin Schedule		→ jtag_debug_modul	e Avalon Memo	ry Mapped Slave		₽ 0 %000008(
Avaion-ST Single Clock FIFO On-Chip FIFO Memory						
On-Chip Memory (RAM or ROM)						
± SKAM 						
						Þ
		1 1 1	1 1 - 1			
New Edit Add	Remove			Address <u>M</u> ap	<u>Filters</u> Filt	er: Default
To Do: any 0: big yourt upday has been excepted for	this CDU Discos	novemetovize the CDU to ve	aalua thia iaaua			
To Do: cpu_0 : No reset vector has been specified for	triis CPU. Piease p N for this CPU. Piea	parameterize the CPU to re ase narameterize the CPU	suive inis issue to resolve this issue			
A Warning: cpu 0: Reset vector and Exception vector ca	annot be set until i	memory devices are conn	ected to the Nios II pi	rocessor		
Fyit	Help	Prev N	ext 🕨 📔 G	enerate		
<u></u>		4,107				

3.g Následne bude otvorené konfiguračné okno pre pamäť, kde nastavíme jej veľkosť na 32kB a stlačíme Finish.

On-Chip Memory (RAM or ROM) - onchip_memory2_0	×
On-Chip Memory (RAM or ROM)	About Documentation
Parameter	
Settings	
Memory type	
RAM (Writable) ROM (Read-onl)	y)
Dual-port access	
Read During Write Mode: DONT_CARE	
Block type: Auto	
l Initialize memory content	
Memory will be initialized from onchip_memory2_0.hex	
Size	
Data width: 32	
Total memory size: 32 KBytes	
Minimize memory block usage (may impact fmax)	
Read latency	
Slave s1: 1 Slave s2: 1	-
Enable non-default initialization file	
Enable In-System Memory Content Editor feature	
, , , , , , , , , , , , , , , , , , ,	
	Cancel <u>F</u> inish

3.g Upravíme začiatočnú adresu pamäte v adresovom priestore NIOS II na 0x00010000 dvojitým kliknutím na jej pôvodný začiatok:

Altera SOPC Builder - NIOS_SUBSYSTEM.sopc* (D:\ALTERA\EXAMPLES\NIOS_CUSTOM_PE	R_01\NIO5_SUBSY	(STEM.sopc)		
<u>File Edit M</u> odule <u>S</u> ystem <u>V</u> iew <u>T</u> ools Nios∥ <u>H</u>	<u>l</u> elp				
System Contents System Generation					
	Cloc	k Settings			
Component Library			-		
Nios II Processor	Device Family: Cyclone III	Name	Source	MH	Z Add
Husterfeee Protocole		_0	External	50,0	Remove
Tenacy Components					
Memories and Memory Controllers					
	<u>/</u>				
⊞∽Flash	Use Conne Module Name	Des	scription	Clock	Base
-On-Chip	✓ □ cpu_0	Nios II Processor			
• Avalon-ST Dual Clock FIFO	instruction_master	Avalon Memory Ma	apped Master	clk_0	
Avalon-ST Multi-Channel Shared N	data_master	Avalon Memory Ma	apped Master		IRQ O
Avalon-ST Round Robin Schedule Avalan ST Single Clash FISO	itag_debug_module	Avalon Memory Ma	apped Slave		x0 0080000x0 =
Avaion-ST Single Clock FIFO Op Chin EIEO Memory	⊡ onchip_memory2_0	On-Chip Memory (F	RAM or ROM)	-11- 0	b.00040000
On-Chip Memory (RAM or ROM)	s1	Avaion Memory Ma	apped Slave	CIK_U	
±-sdram					
Darinharale					
					Þ
New Edit Add	Remove Edit 🛣 🔺	▼ ▼ ↓	Address <u>M</u> ap	Eitters Fit	ter: Default
To Do: cpu 0: No reset vector has been specified for	this CPU. Please parameterize the CPU to resolv	e this issue			
To Do: cpu 0: No exception vector has been specified	d for this CPU. Please parameterize the CPU to n	solve this issue			
E	xit Help Prev Ne	xt 🕨 🕴 Gei	nerate		

3.h Pridáme perifériu PIO (Parallel Input / Output) pre pripojenie dvoch LED. Z ponuky vyberieme: Peripherals > Microcontroller Peripherals > PIO (Parallel Input / Output) a stlačíme Add.

Altera SOPC Builder - NIOS_SUBSYSTEM.sopc* (File Edit Module System View Tools Nios II H	D:\ALTERA\EXAMPLES\NIOS_CUSTOM_PER_01\ Ieln	NIOS_SUBSYSTEM.sopc)		<u>- 0 ×</u>
System Contents System Generation				
	Target Clock Setti	ings		
Nios II Processor	Device Family: Cyclone III	Name Source	MHz	Add
Bridges and Adapters	clk_0	External	50,0	Remove
E-Interface Protocols				Kemove
Peripherals	Lise Coppe Module Name	Description		
		I Processor		,se
	instruction_master Ava	ilon Memory Mapped Master	clk_0	
Microcontroller Peripherals	data_master Ava	lon Memory Mapped Master		IRQ O
PIO (Parallel I/O)	Itag_debug_module Ava	Chip Memory (RAM or ROM)		000800 0.2
Multiprocessor Coordination	s1 Ava	lon Memory Mapped Slave	cik_0 ∎ 0x00	010000 0x
New Edit Add	Remove Edit 🔀 🔺 💌	Address Map	Filters Filter: Defaul	t
To Do: cpu_0: No reset vector has been specified for To Do: cpu_0: No excertion vector has been specified	this CPU. Please parameterize the CPU to resolve this i I for this CPU. Please parameterize the CPU to resolve	issue this issue		
		1110 10000		
E	xit Help 🔄 Prev Next 🕨	Generate		

3.i Následne bude otvorené konfiguračné okno. Upravíme šírku výstupu na dva bity. Finish.

PIO (Parallel I/O) - pio_0	<u> </u>
PIO (Parallel I/O)	About Documentation
Parameter Settings	
Basic Settings > Input Options > Simulation >	
Width	
Width (1-32 bits): 2	
Direction	
O Bidirectional (tristate) ports	
O Input ports only	
C Both input and output ports	
 Output ports only 	
Output Port Reset Value	
Reset Value: 0x0	
Output Register	
Enable individual bit setting/clearing	
	Cancel < Back Next > Finish

3.j Dvojitým kliknutím na NIOS II otvoríme konfiguračné okno procesora. Vyberieme Umiestnenie Reset Vector a Exception Vector v onchip_memory2_0. Finish.

🛄 Nios II Processor - cp	ou_0					
Nios MegaCore	II Processor				At	Dout Documentation
Parameter Settings						
Core Nios II Cache	es and Memory Interfaces 🚿	Advanced Features 💙 M	MU and MPU Settings	JTAG Debi	ug Module 💙	Custom Instructions
Core Nios II						
Select a Nios II core:						
	●Nios II/e	○Nios II/s	○Nios II/f			
Nios II Selector Guide Family: Cyclone III f _{system:} 50,0 MHz cpuid: 0	RISC 32-bit	RISC 32-bit Instruction Cache Branch Prediction Hardware Multiply Hardware Divide	RISC 32-bit Instruction Cache Branch Prediction Hardware Multiply Hardware Divide Barrel Shifter Data Cache Dynamic Branch Pre	ediction		
Performance at 50,0 MHz	: Up to 8 DMIPS	Up to 32 DMIPS	Up to 57 DMIPS			
Logic Usage	600-700 LEs	1200-1400 LEs	1400-1800 LEs			
Memory Usage	Two M9Ks (or equiv.)	Two M9Ks + cache	Three M9Ks + cache			
Reset Vector: Mem	dded Multipliers ory: onchip_memory2_0 ry: onchip_memory2_0	Hardware Divide Offset: 0x0 Offset: 0x20		0x00010000 0x00010020		
☐ include MMU Only include the MMU wh	en using an operating system t	hat explicitly supports an MMU				
Fast TLB Miss Exception	Vector: Memory:	• •	ffset: 0x0			
					Cancel <	: Back Next > Finish

4. Vytvorenie vlastnej periférie

4.a V SOPC Builderi v záložke System Contents kliknite na New.

4.b Otvorí sa okno Component Editor s aktívnou záložnou Introduction. Pokračujeme stlačením Next >

4.c Teraz je otvorená záložka, kde môžeme pridať HDL zdrojový súbor pre vlastnú perifériu. Stlačíme Add.



- 4.d stlačíme Open
- 4.e Po analýze súboru stlačíme Close.
- 4.f Tlačidlom Next > pokračujeme do záložky Signals.
- $4.g \ Tlačidlom \ Next > pokračujeme \ do \ záložky \ Interfaces$
- 4.h Vyberieme Associated Clock clock reset

Component Editor - kemt_custom_hw.tcl*
<u>File</u> <u>I</u> emplates
Introduction HDL Files Signals Interfaces Component Wizard
About Interfaces
"avaion_stave_0" (Avaion Memory Manned Slave)
Name: avaion_slave_0
Tune: Avelon Memory Menned Slave
Block Diagram = clock_reset
avalon stava 0
address D address [3]
chipselect⊡-chipselect [1]
writedata [32]
readdata [32]
Timing
Setup
Read Wait 1
Vvrite VVait 0
Hold
Units Cycles 💌
Pipelined Transfers
Read latency 0
Add Interface Remove Interfaces With No Signals
warning: avaion_slave_0: Connection point must have an associated clock. Error: avaion_slave_0: Interface must have an associated clock.
Help <u>V</u> ext Einish

4.i Pokračujeme tlačidlom Next > do záložky Component Wizard. Vyberieme Group -Peripherals a prípadne vyplníme zvyšok. Pokračujeme stlačením Finish...

🛄 Componen	t Editor - kemt_cust	om_hw.tcl*				X
Elle Lemplates	s			.1		
Introduction F	IDL Files Signals Inte	erfaces Compo	nent vvizar	αl		
About Com	iponent vvizard					
Folder:	D:VALTERAVEXAMPLES	WIOS_CUSTOM	LPER_01			
Class Name:	kemt_custom					
Display Name:	kemt_custom					
Version:	1.0					
Group:	Peripherals			Ŧ		
Description:	Citac					
Created by:	Michal Varchola		_			
lcon:			_			
Datasheet URL:						
	Name	Default Value	Editable	Туре	Group	Tooltip
	(No top level Verilo	od/VHDL parame	ters)			
Parameters:		-				
	1		1			
	Add Parameter	Remove Para	ameter			
	Preview the GUI	1				
Info: No erro	ors or warnings.					
-						
	Help	Prev	<u>N</u> e;	d 🕨	Einish	

4.j Komponent uložíme.



4.k Komponent kemt_custom pridáme do projektu:

Image: Altera SOPE Builder - NIOS_SUBSYSTEM.sopc* (Eile Edit Module System Yiew Tools Nios II H	D:\ALTERA\EXAMPLES\NIOS_CUSTOM elp	I_PER_01\NIO5_SUB51	(STEM.sopc)			<u>- 0 ×</u>
System Contents System Generation						
	Target	Clock Settings				[
Component Library		Nama	Source	MH	47	1
Heridges and Adapters	Device Family: Cyclone III		Evternal	50.0	14 J	Add
			LACCING	150,0	Re	move
E-Legacy Components					_	
Memories and Memory Controllers						
Peripherals	· · · · · · · · · · · · · · · · · · ·			1	-	
e kemt_custom	Use Conne Module Name	Des	scription	Clock	Base	
The Display	Cpu_0	Nios II Processor		- 11. 0		
T EPGA Peripherals	data master	r Avaion Memory Ma	apped Master	CIK_U	т.	
Microcontroller Peripherals	itag debug modu	le Avaion Memory Ma	apped Master apped Slave		0x00000	800 0x
Multiprocessor Coordination	✓ □ onchip_memory2	0 On-Chip Memory (F	RAM or ROM)			
	s1 s1	Avaion Memory Ma	apped Slave	cik_0	₽ 0x00010	000 0x
I III IIII IIII IIIII IIIIIIIIIIIIIII	🛛 🗹 📄 pio_0	PIO (Parallel I/O)				
	→ s1	Avaion Memory Ma	apped Slave	clk_0	■ 0x00000	000 0x
New Edit Add	Remove Edit		Address <u>M</u> ap	<u>Filters</u> Fil	tter: Default	Þ
Info: No errors or warnings.	g t Help I Prev	Next 🕨 Ger	nerate			

4.1 Stlačíme Add

4.m Stlačíme Finish

kemt_custom - kemt_custom_0	×
Kemt_custom	ļnfo
🔻 Block Diagram —	
kemt_custom_0 avalon ► avalon ► avalon ► clock ► clock_reset	
Cancel	Finish

4.n Takto máme vytvorený NIOS II procesor so všetkými potrebnými perifériami

Altera SOPE Builder - NIOS_SUBSYSTEM.sopc* (File Edit Module System View Tools Nios II H	D:\ALTERA\EXAMPLES\NIOS_CUSTOM jelp	_PER_01\NIOS_SUBS	YSTEM.sopc)		_ D X
System Contents System Generation					
	Target	Clock Settings			1
Component Library	Device Family Queless III	Name	Source	мн	
Hids in Frocessor Eridges and Adapters		clk 0	External	50.0	Add
			Lincollina	0010	Remove
Egacy Components					
Memories and Memory Controllers					
- Peripherals	<u> </u>				
kemt_custom	Use Conne Module Name	De	escription	Clock	Base
E Deploy	C cpu_0	Nios II Processor	forme of bits show	alla 0	
+ EPGA Peripherals	data master	Avaion Memory M	lapped Master Ionned Master	CIK_U	TROO
Microcontroller Peripherals		e Avalon Memory M	lapped Master		0x00000800 0x
⊞-Multiprocessor Coordination	I I □ onchip memory2	0 On-Chip Memory ((RAM or ROM)		
	- _→ s1 ·- ·	Avalon Memory M	apped Slave	clk_0	■ 0x00010000 0x
I III IIII IIII IIII IIIII IIIIIIIIII		PIO (Parallel I/O)			
	s1	Avalon Memory M	tapped Slave	clk_0	0x00000000 0x
	III I □ kemt_custom_0	kemt_custom			
	→ avalon_slave_0	Avalon Memory M	lapped Slave	clk_0	0x0000020 0x
New Edit Add	Remove Edit 🛣 🔺	▼Z	Address <u>M</u> ap	Eitters Fitte	er: Default
-	vit Help	Next D	aparata		
		Next V Ge	enerate		

4.0 Stlačíme tlačidlo Generate, pri výzve uložíme projekt.

I Altera SOPC Builder - NIO5_SUBSYSTEM.sopc* (D:\ALTERA\EXAMPLES\NIO5_CUSTOM_PER_01\NIO5_SUBSYSTEM.sopc)	
Elle Edit Module System ⊻iew Iools Nios II Help	
System Contents System Generation	
Cotions	
System module logic will be created in VHDI	
- Nins II Tools	
Nios II IDE	
# 2009.12.01 14:19:18 (*) Making arbitration and system (top) modules.	
# 2009.12.01 14:19:24 (*) Generating Quartus symbol for top level: NIOS_SUBSYSTEM	
# 2009.12.01 14:19:24 (*) Generating Symbol D:/ALTERA/EXAMPLES/NIOS_CUSTOM_PER_01/NIOS_SUBSYSTEM.bsf	
# 2009.12.01 14:19:24 (*) Creating command-line system-generation script: D:/ALTERA/EXAMPLES/NIOS_CUSTOM_PER_01/NIOS_SUBSYSTEM_generation_script	
# 2009.12.01 14:19:25 (*) Running setup for HDL simulator: modelsim	
# 2009.12.01 14:19:25 (*) Completed generation for system: NIOS_SUBSYSTEM.	
# 2009.12.01 14:19:25 (*) THE FOLLOWING SYSTEM ITEMS HAVE BEEN GENERATED:	
SOPC Builder database : D:/ALTERA/EXAMPLES/NIOS_CUSTOM_PER_01/NIOS_SUBSYSTEM.ptf	
System HDL Model : D:/ALTERA/EXAMPLES/NIOS_CUSTOM_PER_01/NIOS_SUBSYSTEM.vhd	
System Generation Script : D:/ALTERA/EXAMPLES/NIOS_CUSTOM_PER_01/NIOS_SUBSYSTEM_generation_script	
# 2009.12.01 14:19:25 (*) SUCCESS: SYSTEM GENERATION COMPLETED.	
Into: System generation was successful.	
J	
Exit Help Vev Next Generate	

4.p Po úspešnom vygenerovaní systému stlačíme Exit a pri výzve uložíme projekt

- 5. Kompilácia celého projektu v prostredí Quartus.
 - 5.a Projekt skompilujeme: Processing > Start Compilation
 - 5.b Priradíme piny: Assignents > Pin Planner:

clk:	B9
nreset:	N2
pio0[1]:	P12
pio0[0]:	P13



- 5.c Projekt skompilujeme ešte raz: Processing > Start Compilation
- 5.d Tools > Programmer, hradlové pole nakonfigurujeme.
- 5.e Týmto máme hardvér prichystaný.
- 6. Tvorba Softvéru pre NIOS II.
 - 6.a Spustíme Start > Programs > Altera > NIOS II EDS > NIOS II IDE
 - 6.b Vytvoríme nový projekt: File > New > Nios II C/C++ Application 6.c Nakonfigurujeme Projekt:
 - Zadáme názov napr.: NIOS CUSTOM PER
 - Zadáme cieľový hardvér: Nabrowsuejeme .ptf súbor vygenerovaný SOPC builderom Vyberieme Blank Project

New Project	×
Nios II C/C++ Application Click Finish to create application with a D:\ALTERA\EXAMPLES\NIOS_CUSTOM	default system library as _PER_01\software\NIOS_CUSTOM_PER
Name: NIOS_CUSTOM_PER Specify Location Location: D:\ALTERA\EXAMPLES\N: Select Target Hardware. SOPC Builder System PTF File: D:\A CPU: cpu_	IOS_CUSTOM_PER_01\software Browse, LTERA\EXAMPLES\NIOS_CUSTOM_PER_01\NIOS_SUBSYS' I Browse 0 I
Select Project Template Blank Project Board Diagnostics Count Binary Hello Freestanding Hello MicroC/OS-II Hello World Hello World Small Memory Test Simple Socket Server Web Server	Description Creates a blank project Details Blank Project creates an empty project to which you can add your code. This software example runs on the following Nios II hardware designs: - Standard - Full Featured
0	< Back Next > Finish Cancel

6.d Stlačíme Next >

6.e Stlačíme Finish

6.f Z balíku nios_blink_src.zip skopírujeme všetky .c a .h súbory do: d:\ALTERA\EXAMPLES\NIOS_CUSTOM_PER_01\software\src\

6.g dané súbory pridáme do projektu: Klikneme pravým tlačidlom na myši na NIOS_CUSTOM_PER v záložke Nios II C/C++ Projects



6.h Vyberieme Import...6.i Vyberieme General > File system



6.j Stlačíme Next > 6.k Nabrowsujeme zdrojové súbory v zložke, kam boli nahraté v kroku 6.f Vyberieme všetky zdrojové súbory.

Mimport		×	
File system Import resources from the local file system.			
From directory: D:\ALTERA\EXAMPLES\NIOS_C	USTOM_PER_01\software\src	Browse	
C > src	 hello_world.c KEMT_CUSTOM.c kemt_custom.h leds.c leds.h 		
Filter Types Select All Deselect A	11		
Into folder: NIOS_CUSTOM_PER		Bro <u>w</u> se	
Options Options Overwrite existing resources without warning Ocreate complete folder structure Ocreate selected folders only			
⑦ < <u>E</u>	ack Next > Einish	Cancel	

6.1 Stlačíme Finish 6.m Project > Clean...



6.n Stlačíme OK

6.0 Project > Build Project

6.p Projekt nahráme do FPGA tak, že klikneme pravým tlačidlom na myši na NIOS_CUSTOM_PER v záložke Nios II C/C++ Projects a vyberieme Run As > Nios II Hardware

6.q LED sa teraz musia rozblikať

6.r. Program môžeme ladiť (krokovať) tak, že klikneme pravým tlačidlom na myši na NIOS_CUSTOM_PER v záložke Nios II C/C++ Projects a vyberieme Debug As > Nios II Hardware