

VHDL Language

Design and synthesis of digital systems

V. Fischer



Contents

- Introduction
- VHDL basics
- Concurrent structures

Applications of the concurrent structures

decoders, parity checkers, multiplexers, arithmetic logic units, comparators, tri-state outputs, bi-directional inputs/outputs

Sequential structures

Applications of the sequential structures

latches, registers, counters

- State machines
- Modularity and parameterization of modules
- Testbenches

Further reading

- Digital system design with VHDL, Mark Zvolinski, Prentice Hall
- VHDL Modeling for Digital Design Synthesis, Yu Chin Hsu, Kevin F.
 Tsai, Jessie T. Liu, Eric S. Lin, Kluwer Academic Publishers
- A guide to VHDL, Stanley Mazor, Patricia Langstraat, Kluwer Academic Publishers



Internet Sources

- http://www.2dix.com/pdf-2010/vhdl-synthesis-pdf.php
- http://rdsg.epfl.ch/webdav/site/rdsg/shared/GR-SAN/vhdl-tutorial.pdf
- http://www.mrc.uidaho.edu/mrc/people/jff/vhdl_info/Synthesis_Art_2P.pdf
- http://web.ewu.edu/groups/technology/Claudio/ee360/Lectures/vhdl-forsynthesis.pdf



Description methods and languages

Classical description tool of the designer: schematic diagram

- Uses logic gates or standard logic blocks
- Can contain several hierarchical levels: too complicated for complex digital systems

Description languages – textual tools offering:

- More flexibility
- Larger variety of description techniques

First languages - PALASM, ABEL - equation-based languages:

- Set of equations describing dependence of outputs on inputs of the block
- Sometimes supporting state machine design, too (ABEL)



Description methods and languages (cont.)

Second generation of description languages:

 Higher-level structures enabling description of the combinatorial and sequential systems using a behavioral approach (structures commonly used in scientific languages)
 Example: ALTERA proprietary hardware description language (AHDL)

Third generation of description languages - VHDL, Verilog

Two important evolutions:

- Technology-independent: used in multi-technology CAD systems (notion of retargeting and transportability)
- High abstraction level is especially well adapted to the design of complex digital systems

VHDL – VHSIC (Very High Speed Integrated Circuits) Hardware Description Language

Application of the system description using VHDL

- Specification specification of the system behavior
- Modeling functional verification by a simulation
- Synthesis physical realization in hardware





Role of the simulation

With the evolution of the system complexity the design methods have changed:

- Hardware prototyping has been gradually replaced by the simulation - it enables to reduce the cost and the development delays and to design high-level digital systems
- Simulation is used in all development phases of the digital system (specification, design and verification)



Types of simulation

Functional simulation:

- Aim formal functional verification of each element of the system
- Signal propagation delays are not considered, the simulated system is supposed to be perfect

Timing (physical) simulation:

- Aim to get simulation results as close to the reality (behavior of the physical system) as possible, so
- Signal propagation delays are taken into account



Digital system design flow



Contents

- Introduction
- VHDL basics
- Concurrent structures

Applications of the concurrent structures

decoders, parity checkers, multiplexers, arithmetic logic units, tri-state outputs, bi-directional inputs/outputs

Sequential structures

- Applications of the sequential structures
 latches, registers, counters
- State machines
- Modularity and parameterization of modules
- Testbenches

Foreword

Characteristics of the VHDL language:

- Rich vocabulary
- Different contexts of utilization (specification, modeling, synthesis)

Two important aspects of the VHDL language:

- VHDL a description language aimed at description/simulation of logic systems, it is NOT a programming language
- Some elements of the language cannot be used in all application contexts

Over the second seco

In the following sections, we'll use a subset of the VHDL language – basic structures used to synthesize digital systems!



VHDL design units

VHDL description is composed of design units. A design unit represents a subset of the logic structure that can be compiled separately, saved in an independent file or in a library. It can be situated in a:

- file *.vhd (also several units in one file)
- (working) directory in several files *.vhd
- library (packet)

Design units:

- entity basic element (component, module) defined by:
 - entity specification (= external interface \Rightarrow symbol)
 - architecture (= internal structure \Rightarrow schematics)
- packet grouping of elements defined by
 - packet specification-list of objects belonging to the packet
 - packet body description (definition) of each object
- **configuration** association of an architecture with an entity

Entity specification

design entity

entity declaration

architecture 1

architecture 2	
architecture 3	

Oct/Nov 2010

 Design entity – basic construction element:

- From an external point of view, it is specified by input/output signals
- From an internal point of view, it is specified by the architecture
- One entity can have several architectures (several versions of the internal structure)

Entity declaration

Describes the name, the parameters and the interface Ð (input/output signals) of the component



Architecture description

Architecture - describes component implementation by a

- Data flow description model
- Structural description model
- Behavioral description model



Reserved words delimiting the architecture

Entity and architecture declaration

Complete description of the logic structure

```
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
ENTITY and2_op IS
    PORT(
        a, b: IN STD_LOGIC;
        z : OUT STD_LOGIC);
END and2_op;
ARCHITECTURE data_flow OF and2_op IS
BEGIN
        z <= a AND b;
END data_flow;
```



Port mode IN



Port mode OUT



inside the entity (C cannot read B in mode OUT)

Oct/Nov 2010

V. Fischer: VHDL Language



Port mode **BUFFER**



Problem: the output signal in the mode BUFFER cannot be connected to a port in the mode OUT in the higher hierarchical level

Oct/Nov 2010

V. Fischer: VHDL Language



Port mode BUFFER (cont.)





Solution: see the next slide

Port mode OUT with an internal signal



Port mode **INOUT** (bi-directional)



The signal can be generated inside or outside of the entity

The signal can be referenced inside the entity



Port modes - summary

Modes of the ports specify the direction of the data transfer (when looking from the component side)

- IN: input port data coming to this port can be read inside the component, the name of the port can be situated only on the right side of the assignment expression
- OUT: output port output data can only be updated (and not read) inside the component, the name of the port can be situated only on the left side of the assignment expression
- INOUT: input/output port data can be updated and read inside the component, the name of the port can be situated on the left or on the right side of the assignment expression
- BUFFER: output port output data can be read inside the component, the name of the port can be situated on the left or on the right side of the assignment expression, this mode should be avoided in the hierarchical structures

Data types

- Type specifies the data format and the set of operations, which are allowed on these data
- Two categories
 - Scalar data types
 - Integers
 - Real numbers (floating point)
 - Physical data (measure units)
 - Enumerated data (an explicit list of data)
 - Composite data types
 - Arrays (groups of objects of the same type)
 - Records (aggregates of objects of different types)

Data types

Pre-defined types (library STD)

scalar types	sim	syn	composite types (arrays)	sim	syn
character (enum)	✓	\checkmark	string	✓	\checkmark
bit (enum)	✓	\checkmark	bit_vector	✓	~
boolean (enum)	✓	\checkmark			
real (float)	✓				
integer (integer)	~	~			
time (physical)	✓				

Types defined in the IEEE library

scalar types	sim	syn	composite types (arrays)	sim	syn
std_ulogic	✓		std_ulogic_vector	✓	
std_logic (signals)	✓	✓	std_logic_vector (signal vectors)	✓	~

User-defined types

Note: ulogic = unresolved logic (non-resolved multi-value signals = mono-source)

Unresolved versus resolved logic

Unresolved logic – std_ulogic

- Mono-source signals only one driver can generate one signal
- Ensures that two different values will not be assigned to a signal on two different places
- Tri-state buses cannot be implemented (need two generators for the same signal)

Resolved logic – std_logic

- Multi-source signals several generators can generate one signal
- Used for implementation of bi-directional signals (e.g. buses)
- A conflict resolution table is given in the IEEE library (ex. : '0' and '1' give 'X', 'Z' and '1' give '1', etc.)

Attention on multiple signal assignments when using resolved logic inside the same architecture – this error will not be signaled by the compiler (more than one generator is allowed)!

Type STD_LOGIC (multi-value, multi-source signals)

Value	Meaning	Simul.	Synth.	
'U'	Unknown – non initialized	\checkmark		
'X'	Forcing unknown – unknown level, strong forcing	~		
' 0'	Forcing 0 – level 0, strong forcing	\checkmark	\checkmark	
'1'	Forcing 1 – level 1, strong forcing	✓	~	
ʻZ'	High Impedance – high impedance	✓	✓	
'W'	Weak Unknown – unknown level, weak forcing	✓		
'L'	Weak 0 – level 0, weak forcing			
ʻH'	Weak 1 – level 1, weak forcing	✓		
·_'	Don't Care – any level	\checkmark	✓	





Meaning of the STD_LOGIC levels

'U'

'X'

- Default signal value at the beginning of the simulation
- Value of signals, which are not generated (updated) during the simulation





Meaning of the STD_LOGIC levels (cont.)

Conflict resolving – tri-state logic - maximum one signal can be in a low impedance state, others has to be in high impedance



Α	В	Bus	Comment
Ζ	Ζ	Ζ	Without conflict
Ζ	1	1	Without conflict
Ζ	0	0	Without conflict
1	Ζ	1	Without conflict
0	Ζ	0	Without conflict
1	1	1	Weak (electr.) conflict
0	0	0	Weak (electr.) conflict
0	1	Х	Conflict on the bus!
1	0	Х	Conflict on the bus!



Oct/Nov 2010

Meaning of the STD_LOGIC levels (cont.)

Other STD_LOGIC levels: 1', '0', 'H', 'L', 'W', 'Z'





Meaning of the STD_LOGIC levels (cont.)

Any level

6_ 7

- Can be assigned to the output if the corresponding signal does not depend on input signals (synthesis results can be significantly improved, logic area can be reduced)
- Pay attention:
 - '1' = '-' is FALSE



User-defined types

Enumerated types

- Used to describe state machines
- Ex. :

```
TYPE state IS (wait, go, stop, error);
```

Arrays

• Ex. :

TYPE my_array IS ARRAY(0 TO 2, 0 TO 7);

 Based on this array, an object can be declared: decl_objet: objet my_array;

 Declaration Object name Object type





Example : XOR3



ENTITY xor3 IS			
PORT (
a	: IN STD_LOGIC;		
b	: IN STD_LOGIC;		
С	: IN STD_LOGIC;		
result	: OUT STD_LOGIC		
);			
END xor3;			

Dataflow architecture




Dataflow architecture (cont.)

- Dataflow model describes relations between data inside the module.
- It uses concurrent statements to realize the logic.
 Statements are evaluated simultaneously (in parallel), their order is therefore not important!
- It is the most useful, if the logic can be represented using Boolean statements (combinatorial logic).



Signals and constants

- Signal simple wire interconnection
- Two signal types
 - Input/output signals (with direction)
 - Internal signals (without direction)

Assignment of a value to a signal: operator <=</p>

Note: Internal signals can be eliminated by the compiler during optimization phase of the logic synthesis



Signals and constants (cont.)

- Constant associates a fixed value to a signal
- Constants use the same data types as signals (*bit*, *bit_vector*, *std_logic*, *std_logic_vector*)
- Constants enhance readability of the code
- Assignment of a value: operator :=

Constant declaration examples :

```
CONSTANT standby : bit_vector(1 DOWNTO 0) := "00";
CONSTANT odd: std_logic_vector(2 DOWNTO 0) := "--1";
CONSTANT hi_imp: std_logic_vector(0 TO 7) := "ZZZZZZZZ";
```

Another version of the last declaration:

```
CONSTANT hi_imp: std_logic_vector(0 TO 7)
```

```
:= (OTHERS => 'Z');
```

Advantage : we do not need to know the number of vector elements

Oct/Nov 2010

V. Fischer: VHDL Language



Structural model of the architecture



40

Structural model of the architecture (cont.)

- It is easy to understand. It is close to schematics design: it uses simple blocks to create higher-level logic functions
- Components can be interconnected in a hierarchical manner
- In the structural model we can connect simple logic ports or complex (and abstract) components
- The structural model of the architecture is useful if the blocks can be interconnected in a natural way





Component declaration and instantiation

Assignment of interconnections by their names recommended





Component declaration and instantiation (cont.)

Assignment of connections by their position not recommended!





Behavioral model of the architecture

```
ARCHITECTURE xor3_behav OF xor3 IS
BEGIN
xor3_proc: PROCESS (a, b, c)
BEGIN
IF ((a XOR b XOR c) = '1') THEN
result <= '1';
ELSE
result <= '0';
END IF;
END PROCESS xor3_proc;
END xor3_behav;</pre>
```

- Behavioral model describes what happens at the output of the module (depending on input) without specification of the internal structure of the block (black-box approach)
- It uses a VHDL structure called *Process*
- It is not recommended for combinatorial structures

Testbench

- The Testbench applies the stimuli to the input of the component (Device Under Test – DUT) and (eventually) verifies the simulation results
- The results can be observed in the simulator waveform window or they can be written to a file
- Since the *Testbench* is written in VHDL, it is not restricted to the use of a specific simulation tool (portability notion)
- The same *Testbench* can be easily adapted to test different implementations (e. g. different architectures) of the same project



Testbench (cont.)





Testbench – example





stimuli: PROCESS	Stimuli generation
BEGIN	
$x_{2} <= 0'$	
$x_3 <= '0'$;	
WAIT FOR 10 ns;	
x1 <= '1';	
$x^2 <= '0';$	
x3 <= '0';	
WAIT FOR 10 ns;	
x1 <= '1';	
x2 <= '1';	
x3 <= '0';	
WAIT FOR 10 ns;	
$X \perp \langle = ' \perp ';$	
$X_2 <= '1';$	
$X_3 <= \cdot I_{j}$	
WALL FOR ID HS; $x^1 < - 1 X I$.	
$x_1 = x_i$ $x_2 <= x $	
$x_{3} <= 10'$	
WATT FOR 30 ns:	
$x1 \leq 11$, $x1 \leq 11$, $x1 \leq 11$, $x1 = 11$,	20 ns:
$x^2 <= '1', '0'$ AFTER 20 ns;	
WAIT; stop the pr	ocess
END PROCESS stimuli;	
END structure;	
	2

Testbench – example (cont.)

Waveforms – simulation results:

🕶 wave - default					
File Edit View Insert Form	nat Tools Window				
🖻 🖬 🎒 🐰 🖻 🛍	MA 📐 🕺 🕲 :	• 📐 🗓 🤆	Q 🔍 🔍 📴 📑		¥ 3+
🗾 /tb_xor3/x1	1				
/tb_xor3/x2	1				
🗾 /tb_xor3/x3	0	·			
🗾 /tb_xor3/y	0			i	
Now	100 ns	0 20	40	60 80) 100
Cursor 1	26 ns	26	ns		
Oct/Nov 2010	🍈 🚺 V. Fisch	ner: VHDL Lang	juage		49

Contents

- Introduction
- VHDL basics
- Concurrent structures

Applications of the concurrent structures

decoders, parity checkers, multiplexers, arithmetic logic units, tri-state outputs, bi-directional inputs/outputs

Sequential structures

- Applications of the sequential structures
 latches, registers, counters
- State machines
- Modularity and parameterization of modules
- Testbenches

Concurrent structures

Concurrent instructions

- Unconditional signal assignment
 - signal <= expression (using signals);
- Conditional signal assignment
 - signal <= expression1 WHEN condition ELSE expression2;
- Selective signal assignment
 - WITH selector SELECT
 - signal <= expression1 WHEN selector_value, ...;</pre>
- Component instantiation
- Multiple assignments/component instantiations
 - Iabel: FOR loop_variable IN interval GENERATE

{concurrent instruction(s)}

END GENERATE label;

Conditional assignments/component instantiations

label: IF condition GENERATE

{concurrent instruction(s)}

END GENERATE label;

Concurrent instructions – example



Oct/Nov 2010

🔅 i V. Fischer: VHDL Language

Concurrent instructions – example (cont.)

 Since three instructions describe the same logic structure, the architecture rtl will be implemented in the hardware in a following way - two redundant structures will be deleted





Conditional signal assignment Ð

- signal <= expression (with signals);
- Example : •

a <= b AND c;

(a takes the operation result value (b AND c))

Logical operators

	and	or	nand	nor	xor	not	xnor
Re	lational	operat	ors				
	=	/=	<	<=	>	>=	

Priority of operators

		not				
	=	/=	<	<=	>	>=
Ļ	and	or	nand	nor	xor	xnor
2010	10 V Eischer: VHDL Language					

Priority of operators – example:

Intended logic function: x = ab + cd

Incorrect assignment:

x <= a AND b OR c AND d; Equivalent to: x <= ((a AND b) OR c) AND d; Correct version: x <= (a AND b) OR (c AND d);</pre>

Arithmetic operators

Additive operators

- + addition
- - subtraction
- **&** concatenation of two vectors and **not a logical AND!**

Multiplicative operators - limited use in synthesis

- multiplication
- *I* division
- **mod** modulo division
- rem remainder of the division

Other operators – shouldn't be used for the synthesis

- ** squaring
- abs absolute value

Additive operators + and – are defined only for integers and reals! For addition (subtraction) of bit (bit_vector) and std_logic (std_logic_vector) signals, it is necessary to use arithmetic library!!!

November 2006

Signal vectors and their concatenation SIGNAL a : std logic vector(3 DOWNTO 0); SIGNAL b : std logic vector(3 DOWNTO 0); SIGNAL c, d, e, f: std logic vector(7 DOWNTO 0); Character strings (numbers) are a <= "0000";◀ delimited by quotation marks b <= "1111"; One character (number) is delimited by apostrophes c <= a & b; -- c <= "00001111"d <= '0' & "0001111"; -- d <= "00001111" e <= '0' & '0' & '0' & '0' & '1' & '1' & '1' & '1';e <= "00001111" f <= "0000" & (OTHERS => '1'); -- f <= "00001111" V. Fischer: VHDL Language Oct/Nov 2010



VHDL operators - summary

Operator type	Operator name/symbol
Logical	and or nand nor xor xnor
Relational	= /= < <= > >=
Addition/subtraction	+ - &
Sign	+ -
Multiplication/division	* / mod rem
Miscellaneous	** abs not

Operators in gray are not always supported!



Concurrent instructions

Conditional assignment

target_signal <= value1 WHEN condition1 ELSE
value2 WHEN condition2 ELSE</pre>

valueN-1 WHEN conditionN-1 ELSE
valueN;



Conclusion : caution – priority encoding!



Oct/Nov 2010

V. Fischer: VHDL Language

Selective assignment Ð

WITH selector SELECT

target_signal <= value1 WHEN selector_value,</pre> value2 WHEN selector_ value,

valueN WHEN OTHERS;

Application example: multiplexer





Structure GENERATE for concurrent instructions

label: FOR loop_variable IN interval GENERATE

Application example: parity generator



Oct/Nov 2010

V. Fischer: VHDL Language



Contents

- Introduction
- VHDL basics
- Concurrent structures

Applications of the concurrent structures

decoders, parity checkers, multiplexers, arithmetic logic units, comparators, tri-state outputs, bi-directional inputs/outputs

Sequential structures

Applications of the sequential structures

latches, registers, counters

- State machines
- Modularity and parameterization of modules
- Testbenches

Implementation of combinatorial logic functions (CLF)

CLF - definition

- The output value of a CLF depends only on input signals values and (in contrast with a sequentional logic function) it does not depend on the function internal state
- Exemple : Y = f(A, B, C) = A + B + C

Combinatorial functional blocks

Application examples:

- Simple combinatorial structures
- Multiplexers
- Parity generators
- Coders/decoders
- Comparators, arithmetic and logic unit
- Tri-state outputs
- Bi-directional inputs/outputs

• ...



Arithmetic and logic unit



Op1	Op0	Operation
0	0	R = A + B
0	1	R = A - B
1	0	R = A and B
1	1	R = A or B



Tri-state outputs





Open collector





71


Contents

- Introduction
- VHDL basics
- Concurrent structures

Applications of the concurrent structures

decoders, parity checkers, multiplexers, arithmetic logic units, tri-state outputs, bi-directional inputs/outputs

Sequential structures

Applications of the sequential structures

latches, registers, counters

- State machines
- Modularity and parameterization of modules
- Testbenches

Basic sequential structures

Used only inside the PROCESS, FUNCTION and PROCEDURE!

- Four basic structures:
 - Unconditional assignment of a signal or variable

signal <= expression (with signals);
variable := expression (with variables);</pre>

Conditional structure

IF condition THEN

{sequential instruction(s)}

ELSIF condition THEN

{sequential instruction(s)}]

ELSE

{sequential instruction(s)}]

Optional parts

END IF;



Selective structure

CASE selector IS WHEN selector_value1 => {sequential instruction(s)} WHEN selector_value2 => {sequential instruction(s)} WHEN selector_value3 => {sequential instruction(s)}

WHEN OTHERS =>

{sequential instruction(s)}]

END CASE;

Optional, but recommended part



Loop structures

- Three basic types
 - **Simple loops** (without iteration scheme)
 - FOR loops
 - WHILE loops
- Used mostly in testbenches

Syntax:



• Simple loop (infinite)



• Exit from the loop by

EXIT [WHEN condition]; unconditional exit from the loop
NEXT [WHEN condition]; jump to the next iteration
RETURN ...; in a function





Loop variable does not need to be declared!



• Loops while the condition is true.

PROCESS

- Series of VHDL instructions with a sequential behavior Ð
- Instruction order important! Ð
- Three phases of the PROCESS: Ð
 - Standby, Activation, Execution
- **•** Syntax:



Activation of the PROCESS and updating of the signal values

Two activation possibilities:

- At any change of activating signals given in the sensitivity list (several activating signals can be used), this type of activation is used mostly to realize:
 - latches,
 - registers
 - state machines
- Following a waiting period limited by an event (WAIT UNTIL) or by a period length (time) specification - WAIT FOR (only one of these parameters is allowed), this activation type is used mostly in:
 - testbenches
- The signals are evaluated during the PROCESS, but updated at the end of the PROCESS

Two PROCESS interpretations

Compiler infers a combinatorial structure

 Sensitive to all signals used in the combinatorial logic

Example

PROCESS(a, b, sel)

sensitivity list contains all signals referenced in the process



Compiler infers a sequential structure

 Sensitive to the clock signal and to asynchr. control signals (reset, preset)
 Example
 PROCESS(clr, clk)

sensitivity list does not contain input D, only clock and asynchronous control signals



Implementation of several PROCESSes

- An architecture can contain several PROCESSes
- They are executed in parallel, because they are situated in the concurrent part of the architecture
- Inside the PROCESS, the instructions are executed sequentially, the PROCESS is a sequential structure
- Reduction of the number of processes increases readability



Oct/Nov 2010

Example of two equivalent structures



83

Two structures that give the same result after the synthesis, but not in the functional simulation



Oct/Nov 2010

V. Fischer: VHDL Language



Two structures that give the same result after the synthesis, but not in the functional simulation (cont.)

• Conclusions :

- Do not use PROCESS to implement combinatorial logic, if not, caution!
- Use the PROCESS to implement sequential logic (containing storage elements)
 - Latches
 - Registers
 - State machines
- Use the PROCESS freely to realize testbenches

Contents

- Introduction
- VHDL basics
- Concurrent structures

Applications of the concurrent structures

decoders, parity checkers, multiplexers, arithmetic logic units, tri-state outputs, bi-directional inputs/outputs

Sequential structures

Applications of the sequential structures

latches, registers, counters

- State machines
- Modularity and parameterization of modules
- Testbenches

Sequential logic functions

Sequential logic function - definition

 The next output value of the function depends on the current inputs AND on the current state – this needs implicitly the use of a memory element

Two main types

- Asynchronous logic state can change any time
- Synchronous logic state can change only in pre-defined time intervals – rising or falling edge of clock signals

Basis sequential functions

- Asynchronous flip-flops RS, D latch
- Synchronous flip-flops D, T, RS, JK
- Synchronous and asynchronous counters
- Registers and shift registers
- State machines

- Flip-flop bi-stable circuit, able to store one bit
 - Storage element is often realized by a loop (the output of the function comes back to the input)
- Asynchronous RS flip-flop flip-flop serving as a building element for all other flip-flops (S = Set, R = Reset)
- **RS flip-flop with NAND gates**

Truth table



S	R	Q⁺	nQ⁺	Next state
0	0	Q	⁻nQ	Previous state
0	1	0	1	Reset
\checkmark	0	1	0	Set
1	1	Ambiguous		Forbidden

RS flip-flop with locking

If input Ena = 0*, the flip-flop is locked*

Truth table

Locking S Ena R C R

Ena	S	R	Q ⁺	nQ⁺
0	0	0	-Q	⁻nQ
0	0	1	-Q	⁻nQ
0	1	0	-Q	⁻nQ
0	1	1	-Q	⁻nQ
1	0	0	-Q	⁻nQ
1	0	1	0	1
1	1	0	1	0
1	1	1	Ambi	guous

D flip-flop with locking – D Latch





Truth table

Ena	D	Q⁺	nQ⁺
0	0	Q	⁻nQ
0	1	Q	⁻nQ
1	0	0	1
1 1		1	0

D latch using a data flow architecture

```
LIBRARY ieee;
         USE ieee.std logic 1164.ALL;
         ENTITY d latch IS
         PORT ( d : IN std logic;
                 ena : IN std logic;
                   q : OUT std logic
                );
         END d latch;
         ARCHITECTURE data flow OF d latch IS
           SIGNAL n s, n r
                                   : std logic;
           SIGNAL q int, n q int : std logic;
         BEGIN
                <= NOT (d AND ena);
           n s
                                                   Data flow
                  <= NOT ((NOT d) AND ena);</pre>
           n r
                                                   architecture based
                                                   on the previous
           n q int <= NOT (q int AND n r);</pre>
           q int <= NOT (n q int AND n s);</pre>
                                                   circuit diagram
                    <= q int;
           q
         END data flow;
Oct/Nov 2010
                       V. Fischer: VHDL Language
                                                                 91
```

D latch using a behavioral description – VERY easy to read and understand its behavior



Basic sequential blocks Synchronous flip-flops

- Synchronous flip-flop bi-stable circuit, changing its state only on the rising (or falling) edge of a clock signal
- **Basic types**
 - D flip-flop
 - JK flip-flop
 - T flip-flop
 - RS flip-flop
- Besides synchronous inputs, one or two asynchronous control inputs can be employed



 Synchronous D flip-flop – the value present at the D input during the rising (or falling) edge of the clock signal is stored in the flip-flop until the next rising (or falling)



Sensitivity on the rising edge





clk	D	Q⁺	nQ⁺
0	Х	Q	⁻nQ
1	Х	Q	⁻nQ
\rightarrow	Х	-Q	⁻nQ
\uparrow	0	0	1
\uparrow	1	1	0

D Flip - Flop using expression clk = '1'



Oct/Nov 2010

V. Fischer: VHDL Language



D flip-flop implementation using expression Wait





D flip-flop implementation – clk'event and clk = '1'



Recommended version for a bit-type signal! IEEE library is not needed.

Oct/Nov 2010

V. Fischer: VHDL Language

D flip-flop implementation – rising_edge





D flip-flop with asynchronous reset



JK synchronous flip-flop – behaviour similar to that of the RS flip-flop (J input works as S and K input as R), except for the case when J and K were equal to one, in this case the output is inverted



sensitivity on the rising edge

sensitivity on the falling edge



Truth table

clk	J	Κ	Q⁺	nQ⁺	Next state
0	Х	Х	-Q	⁻nQ	Previous state
1	Х	Х	-Q	⁻nQ	Previous state
\downarrow	Х	Х	-Q	⁻nQ	Previous state
\uparrow	0	0	-Q	⁻nQ	Previous state
\uparrow	1	0	1	0	Set
\uparrow	0	1	0	1	Reset
\uparrow	1	1	⁻nQ	-Q	Inversion

Synchronous JK flip-flop - behavioral description



101



How many registers ?

```
ENTITY reg1 IS
   PORT ( d : IN bit;
          clk : IN bit;
           q : OUT bit);
END reg1;
ARCHITECTURE reg1_a OF reg1 IS
  SIGNAL a, b : BIT;
BEGIN
   PROCESS (clk)
   BEGIN
       IF clk'event and clk = '1' THEN
          a <= d;
         b <= a;
         q <= b;
       END IF;
   END PROCESS;
END reg1_a;
```

How many registers ... (solution)

 Signal assignment inside the structure IF-THEN (which tests the clock signal) infers registers





How many registers?



How many registers ... (solution)

 Assignment of b to q does not depend on the rising edge of the clock signal, because it is not inside the structure IF-THEN that awaits the rising edge of the clock signal





How many registers?



How many registers ... (solution)

- Variable assignment is updated instantly
- Signal assignment is updated on the rising edge of the clock signal
- Conclusion : only one flip-flop will be implemented!



Variable assignment in the sequential logic

- The variables represent temporary storage in the sequential structures – PROCESS, FUNCION, PROCEDURE – they are not visible outside these structures
- Variable assignment inside the structure IF-THEN that test the clock signal phase, will not infer registers
- Variable assignment represent temporary storage of some value without intention to be materialized
- Variable assignment can be used in expressions to update immediately their value, the variable can then be assigned to a signal


Up/down counter using a variable



Up/down counter using a signal









Oct/Nov 2010

Loadable counter with counter enable



V. Fischer: VHDL Language

112



Implicit storage in conditional structures



113



Concurrent and sequential structures - summary

Concurrent	Sequential
structures	structures
Unconditional assignment	Unconditional assignment
<=	<=
Conditional assignment	Conditional structure
<= WHEN ELSE	IF THEN ELSE END IF
Selective assignment	Selective structure
WITH SELECT	CASE IS
<= WHEN	WHEN =>
	END CASE
Structures GENERATE	Structures LOOP
FOR GENERATE	FOR LOOP
END GENERATE	END LOOP



Contents

- Introduction
- VHDL basics
- Concurrent structures

Applications of the concurrent structures

decoders, parity checkers, multiplexers, arithmetic logic units, comparators, tri-state outputs, bi-directional inputs/outputs

Sequential structures

Applications of the sequential structures

latches, registers, counters

- State machines
- Modularity and parameterization of modules
- Testbenches

State machines

- State machine synchronous sequential system specified by:
 - set of states
 - set of transitions (oriented) between these states
 - set of transition conditions (logic expressions based on state machine inputs)
 - set of equations that specifies output values



State machine description in VHDL (1/4)

- State machine states enumerated data type:
 TYPE rw_states IS (idle, wr1, wr2, read1, read2);
- The current state is represented by a SIGNAL, values of this signal are enumerated defined by the user, the name of this signal will represent the machine name

SIGNAL sm_rw : rw_states;

- To determine the next state, use the CASE structure (remember that the state machine is a sequential structure), which is inside the structure IF ... THEN awaiting for the rising clock edge
- To determine the outputs, use conditional assignments or selective assignments

State machine description in VHDL (2/4)

State machine states



State machine description in VHDL (3/4)



State machine description in VHDL (4/4)

Output specification (concurrent structures)



State machine implementation in hardware (1/3)





State machine implementation in hardware(2/3)

If the critical path delay is longer than the clock period, the machine can enter into a undetermined state where it will stay blocked forever!

Solutions:

- Reduce the clock frequency
- Simplify the combinatorial logic, which determines the next state (e. g. by using "one hot" coding style, see later)
- The state machine can be also blocked if the input signals change near the rising edge of the clock signal (flip-flop Setup & Hold time violation)
 Solution:
 - Synchronize inputs with the clock signal using additional flipflop for each input – necessary!

State machine implementation in hardware (3/3)



State machine coding styles

Machines with encoded states



Machines with decoded states ("one-hot" coding style)



Machines with decoded states (one-hot style)

Disadvantage

- one register per state
 - more registers are needed than for machines with encoded states
- Advantages
 - next state logic has less inputs (one bit per state)
 - less signals means easier routing
 - combinatorial logic (next state logic and output logic) is reduced
 - reduction of the combinatorial logic shortens critical path and increases the machine speed

Note: The type of the state machine coding style is selected by a compiler parameter and not at the VHDL level



Types of state machines



Moore state machine

Principle

• Outputs depend only on the current state

Advantages

- Easy to describe in VHDL (only one CASE structure needed)
- Outputs are valid during the current state
- Output equations are simple, because they depend only on the current state
- Routing is simpler, because inputs have only one destination (the next state logic)

Disadvantage

Combinatorial output signals can contain glitches

Moore state machine (cont.)

Example



Mealy state machine

Principle

Outputs depend on the current state and on the inputs

Advantages

- Easy to describe in VHDL (only one CASE structure needed)
- Outputs respond faster to the input changes
- Less states are needed than for the Moore machine

Disadvantages

- Output equations are more complex, because they depend on the current state and on the inputs
- Routing is more complex, too, because input signals have two destinations (next state logic and output logic)
- Combinatorial output signals can contain glitches

Mealy state machine (cont.)

Example



Elimination of glitches at the state machine output

Solution

Registering of output signals

Disadvantage

Outputs are delayed by one period of the clock signal

Example (based on the Moore state machine)







Elimination of glitches at the output of the Moore and Mealy state machines (cont.)

Example



RNS state machine

Principle

 Outputs are decoded from the next state logic and, once decoded, they are registered

Advantages

- Easy to describe in VHDL (only one CASE structure needed)
- Glitches at the outputs are eliminated
- Outputs are not delayed in relationship to the current state (no latency)
- Less states are needed than for the Moore machine

Disadvantages

- The next state logic uses variables and not signals
- The same logic could necessitate more state bits (than for the Mealy machine)

RNS state machine (cont.)

Example



Contents

- Introduction
- VHDL basics
- Concurrent structures

Applications of the concurrent structures

decoders, parity checkers, multiplexers, arithmetic logic units, tri-state outputs, bi-directional inputs/outputs

Sequential structures

- Applications of the sequential structures
 latches, registers, counters
- State machines
- Modularity and parameterization of modules
- Testbenches



Hierarchical design in VHDL

Needs declaration and instantiation of the components

Example :





Declaration and instantiation of the component

Component declaration

It is used to declare the port types and data types of the lower level component

Component instantiation

It is used to associate the lower-level component ports with current level signals

Advantages of the hierarchical design

- Each team member can design modules (components) independently (in separated files)
- The components can be reused later by other team members
- Hierarchical design enhances modularity and portability of the projects
- Hierarchical design simplifies the possibility to implement and to test various versions of the same module
- Compilation options can be applied globally or per component
 the design can be locally optimized!
- More hierarchical levels mean more flexibility!

Two modularity approaches

- Design modularity optimization for the placement and routing (P/R) - searching the optimum size of the module
 - If the modules are too small, the placement and routing is not easier (it is the same as for the one-module design)
 - If the modules are too big, the placement and routing can be even more difficult
 - Optimum module size for the FPGAs : 40 60 Logic Cells
- Design modularity optimization for the performance searching modules with optimal cost (area) and performance (speed)
 - Area-critical and speed-critical modules can be separated and optimized independently

Component (module) parameterization

- Enables to enhance the module portability (universality)
- Brings huge flexibility to the component description
- Constitutes the principle of the LPM library (Library of Parameterized Modules), which is used by vendors to propose hardware-optimized macrofunctions
- The parameterization is realized by the **GENERIC structure**, example:

Contents

- Introduction
- VHDL basics
- Concurrent structures

Applications of the concurrent structures

decoders, parity checkers, multiplexers, arithmetic logic units, tri-state outputs, bi-directional inputs/outputs

Sequential structures

- Applications of the sequential structures
 latches, registers, counters
- State machines
- Modularity and parameterization of modules
- Testbenches

Testbenches

Enable optimization and automation of the component functionality verification

VHDL testbench structure:

- The entity does not contain input/outputs (however, the GENERIC structure can be used to define the clock signal period)
- The component to test (DUT Design Under Test) is declared and instantiated in the testbench architecture
- Each component input signal is associated to a stimulator an internal signal of the testbench architecture
- The stimuli are generated using the PROCESS

Testbenches use all the potential of the VHDL language!

Clock signal generation

In the declaration part of the architecture:

```
-- Clock period definition
CONSTANT ClockPeriod : TIME := 10 ns;
```

Method 1 of the clock signal generation:

```
-- Clock signal generation
clock <= NOT clock AFTER ClockPeriod / 2;
```

Method 2 of the clock signal generation :

```
-- Clock signal generation
clock <= NOT clock AFTER ClockPeriod / 2;
Clock_generator: PROCESS
BEGIN
    WAIT FOR (ClockPeriod / 2)
    clock <= `1';
WAIT FOR (ClockPeriod / 2)
    clock <= `0';
END PROCESS;</pre>
```



Stimuli generation in an absolute time scale

Example:

```
stimuli : PROCESS
BEGIN
  reset <= '1';</pre>
  load <= '0';
  count_updn <= '0';</pre>
  WAIT FOR 100 ns;
  reset <= '0';</pre>
  WAIT FOR 30 ns;
  load <= '1';
  WAIT FOR 20 ns;
  count updn <= '1';</pre>
                              The WAIT instruction (without FOR) permits to stop
  WAIT; -
                              definitively the PROCESS execution, without this
END PROCESS;
                              instruction, it would restart from the very beginning
```


Stimuli generation in a relative time scale

Example:

```
stimulus1 : PROCESS (clk)
BEGIN
  IF clk'event AND clk = '1' THEN
    tb_count <= tb_count + 1;</pre>
  END IF;
END PROCESS;
stimulus2 : PROCESS
BEGIN
  IF (tb count <= 5) THEN
    reset <= '1';</pre>
    load <= '0';
    count_updn <= '0';</pre>
  ELSE
    reset <= '1';</pre>
    load <= '0';
    count updn <= '0';</pre>
    report "Reset done!"
  END IF;
END PROCESS;
```

Oct/Nov 2010

Self-checking testbenches

Use the *textio* package of the VHDL language Example:

<pre>USE IEEE.std_logic_1164.all; LIBRARY ieee; USE IEEE.std_logic_textio.all; USE STD.textio.all; ENTITY testbench IS END testbench; ARCHITECTURE testbench_arch OF testbench IS COMPONENT stopwatch PORT (clk : IN std_logic; reset : IN std_logic; tenthsout : OUT std_logic_vector (9 DOWNTO 0); onesout : OUT std_logic_vector (6 DOWNTO 0); tensout : OUT std_logic_vector (6 DOWNTO 0); tensout : OUT std_logic; SIGNAL clk : std_logic; SIGNAL clk : std_logic; SIGNAL strstop : std_logic; SIGNAL strstop : std_logic_vector (6 DOWNTO 0); SIGNAL tenthsout : std_logic_vector (6 DOWNTO 0); SIGNAL tensout : std_logic; BEGIN uut : stopwatch component instantiation PORT MAP (clk => clk, reset => reset,</pre>	<pre>BEGIN reset <= '1'; strtstop <= '1'; wAIT FOR 240 ns; reset <= '0'; strtstop <= '0'; wAIT FOR 5000 ns; strtstop <= '1'; wAIT FOR 8125 ns; strtstop <= '0'; wAIT FOR 875 ns; reset <= '1'; wAIT FOR 375 ns; reset <= '0'; wAIT FOR 375 ns; strtstop <= '0'; wAIT FOR 550 ns; strtstop <= '1'; END PROCESS stimulus; clock: PROCESS clock signal BEGIN clk <= '1'; wAIT FOR 100 ns; LOOP WAIT FOR (ClockPeriod / 2); clk <= NOT clk; END PROCESS clock; </pre>
reset => reset,	END FROCESS CIOCK,
strtstop => strtstop,	
tenthsout => tenthsout,	ulte will be written to this file
tensout => tensout	
);	à suivre

Oct/Nov 2010

Self-checking testbenches (cont.)

Example – cont.



Oct/Nov 2010